Area-Efficient Read/Write Circuit for Spintronic Memristor Based Memories

被引：0

作者：

Nafea, Sherif F. ^{[1
]}

Dessouki, Ahmed A. S. ^{[2
]}

El-Rabaie, S. ^{[3
]}

Elnaghi, Basem E. ^{[1
]}

Ismail, Yehea ^{[4
,5
]}

Mostafa, Hassan ^{[4
,5
,6
]}

机构：

[1] Suez Canal Univ, Fac Engn, Elect Engn Dept, Ismailia, Egypt

[2] Port Said Univ, Fac Engn, Elect Engn Dept, Port Said, Egypt

[3] Menoufia Univ, Fac Elect Engn, Elect & Elect Commun Dept, Menoufia, Egypt

[4] AUC, Ctr Nanoelect & Devices, New Cairo 11835, Egypt

[5] Zewail City Sci & Technol, New Cairo 11835, Egypt

[6] Cairo Univ, Elect & Commun Engn Dept, Giza, Egypt

来源：

2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2017年

基金：

加拿大自然科学与工程研究理事会;

关键词：

Spintronic memristor; Read/Write Circuits; thermal fluctuations; memory design; read disturbance;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Memory circuits occupy substantial area percentage of recent. In addition, the continuous scaling of CMOS technology faces increasing technological difficulties. Thus, there is a need for alternative technologies that can offer larger memory densities and better performance. Spintronic memristor offers a good alternative for memory design due to its inherent non-volatility, good scalability, and radiation hardness. In this paper, a read/write circuit for spintronic memristor-based memories is proposed. The proposed read/write circuit achieves a significant reduction in the occupied area. The read disturbance of the circuit is investigated to calculate the maximum allowed number of reading cycles before a refreshment operation is needed.

引用

页码：1544 / 1547

页数：4

共 50 条

[31] Design of an area-efficient CMOS multiple-valued current comparator circuit
Kong, ZH
Yeo, KS
Chang, CH
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (02): : 151 - 158
[32] A RISC-V Processor with Area-Efficient Memristor-Based In-Memory Computing for Hash Algorithm in Blockchain Applications
Xue, Xiaoyong
Wang, Chenzedai
Liu, Wenjun
Lv, Hangbing
Wang, Mingyu
Zeng, Xiaoyang
MICROMACHINES, 2019, 10 (08)
[33] Area-Efficient Mapping of Convolutional Neural Networks to Memristor Crossbars Using Sub-Image Partitioning
Oh, Seokjin
An, Jiyong
Min, Kyeong-Sik
MICROMACHINES, 2023, 14 (02)
[34] Circuit Techniques for Efficient Implementation of Memristor Based Reservoir Computing
Sayyaparaju, Sagarvarma
Shawkat, Mst Shamim Ara
Adnan, Md Musabbir
Rose, Garrett S.
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[35] Area-efficient differential Gaussian circuit for dedicated hardware implementations of Gaussian function based machine learning algorithms
Vrtaric, D.
Ceperic, V.
Baric, A.
NEUROCOMPUTING, 2013, 118 : 329 - 333
[36] Design and implementation of an efficient memristor-based chaotic circuit
Kumari U.
Yadav R.
International Journal of Information Technology, 2023, 15 (8) : 4449 - 4458
[37] An area-efficient and process-variable insensitive readout circuit for Computing-in-Memory based on NOR flash
Gu, Xiaofeng
Zhou, Hai
Qiao, Yang
Zhong, Xiaoyu
Yu, Zhiguo
MICROELECTRONICS JOURNAL, 2025, 158
[38] Area-Efficient Fixed-Width Squarer With Dynamic Error-Compensation Circuit
Chen, Yuan-Ho
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 851 - 855
[39] Design and Implementation of Area Efficient Multi-ported Memories with Write Conflict Resolution
Muddebihal, Akshata Anil
Purdy, Carla
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[40] Design of Area-efficient Unified Transform Circuit for Multi-standard Video Decoder
Chang, Hoyoung
Kim, Soojin
Lee, Seonyoung
Cho, Kyeongsoon
2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 369 - 372

← 1 2 3 4 5 →