Area-Efficient Read/Write Circuit for Spintronic Memristor Based Memories

被引:0
|
作者
Nafea, Sherif F. [1 ]
Dessouki, Ahmed A. S. [2 ]
El-Rabaie, S. [3 ]
Elnaghi, Basem E. [1 ]
Ismail, Yehea [4 ,5 ]
Mostafa, Hassan [4 ,5 ,6 ]
机构
[1] Suez Canal Univ, Fac Engn, Elect Engn Dept, Ismailia, Egypt
[2] Port Said Univ, Fac Engn, Elect Engn Dept, Port Said, Egypt
[3] Menoufia Univ, Fac Elect Engn, Elect & Elect Commun Dept, Menoufia, Egypt
[4] AUC, Ctr Nanoelect & Devices, New Cairo 11835, Egypt
[5] Zewail City Sci & Technol, New Cairo 11835, Egypt
[6] Cairo Univ, Elect & Commun Engn Dept, Giza, Egypt
基金
加拿大自然科学与工程研究理事会;
关键词
Spintronic memristor; Read/Write Circuits; thermal fluctuations; memory design; read disturbance;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Memory circuits occupy substantial area percentage of recent. In addition, the continuous scaling of CMOS technology faces increasing technological difficulties. Thus, there is a need for alternative technologies that can offer larger memory densities and better performance. Spintronic memristor offers a good alternative for memory design due to its inherent non-volatility, good scalability, and radiation hardness. In this paper, a read/write circuit for spintronic memristor-based memories is proposed. The proposed read/write circuit achieves a significant reduction in the occupied area. The read disturbance of the circuit is investigated to calculate the maximum allowed number of reading cycles before a refreshment operation is needed.
引用
收藏
页码:1544 / 1547
页数:4
相关论文
共 50 条
  • [1] New Non-Destructive Read/Write Circuit for Memristor-Based Memories
    Elshamy, Mohamed
    Mostafa, Hassan
    Said, M. Sameh
    2014 INTERNATIONAL CONFERENCE ON ENGINEERING AND TECHNOLOGY (ICET), 2014,
  • [2] Nondestructive Read Circuit for Memristor-Based Memories
    Reddy, Marreddy Guru Sai Prasad
    Ravi, V.
    NANOELECTRONIC MATERIALS AND DEVICES, VOL III, 2018, 466 : 123 - 131
  • [3] Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit
    Mamoru Ishizaka
    Michihiro Shintani
    Michiko Inoue
    Journal of Electronic Testing, 2020, 36 : 537 - 546
  • [4] Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit
    Ishizaka, Mamoru
    Shintani, Michihiro
    Inoue, Michiko
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2020, 36 (04): : 537 - 546
  • [5] Memristor-Based Read/Write Circuit with Stable Continuous Read Operation
    Lu, Weijun
    Bao, Ning
    Zheng, Tangren
    Zhang, Xiaorui
    Song, Yutong
    ELECTRONICS, 2022, 11 (13)
  • [6] Multiple Memristor Read and Write Circuit for Neuromorphic Applications
    Yakopcic, Chris
    Taha, Tarek M.
    Subramanyam, Guru
    Rogers, Stanley
    2011 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2011, : 2676 - 2682
  • [7] Write and Read Circuit for Memristor Analog Resistance Switching
    Mokhtar, Siti Musliha Ajmal
    Abdullah, Wan Fazlida Hanim
    Kadiran, Kamaru Adzha
    Rifin, Rozi
    Omar, Mastura
    2017 IEEE 8TH CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2017, : 13 - 16
  • [8] Area-Efficient and Reliable Hybrid CMOS/Memristor ECC Circuit for ReRAM Storage
    Ishizaka, Mamoru
    Shintani, Michihiro
    Inoue, Michiko
    2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS), 2018, : 167 - 172
  • [9] A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays
    Elshamy, Mohamed
    Mostafa, Hassan
    Ghallab, Yehya H.
    Said, Mohamed Sameh
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (11) : 2648 - 2656
  • [10] Time-Based Read Circuit for Multi-Bit Memristor Memories
    Hossam, Hagar
    El-Dessouky, Mohamed
    Mostafa, Hassan
    2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2018,