A multiplexer based test method for self-timed circuits

被引:0
|
作者
te Beest, F [1 ]
Peeters, A [1 ]
机构
[1] Philips Technol Incubator, Handshake Solut, Eindhoven, Netherlands
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new test method for self-timed circuits is presented that only uses multiplexers to make the majority of combinational feedback loops testable. Combinational feedback loops are problematic for testing, since they introduce sequential behavior in a circuit. Traditionally feedback loops are broken with scan latches or even scan flip-flops, which causes not only a large area overhead, but also have a large impact on performance. The method we present significantly reduces the cost of testing a self-timed circuit, while it retains all the benefits of traditional scan test methods. Most importantly, the method remains fully compatible with standard combinational test pattern generation tools and provides up to 100% stuck-at-fault coverage. With the presented test method it becomes cost effective to use scan test for a self-timed circuit without the need to add new specialized cells to a standard cell library.
引用
下载
收藏
页码:166 / 175
页数:10
相关论文
共 50 条
  • [41] The Synthesis Technique of Fault-Tolerant Self-Timed Circuits
    Kamenskih, Anton N.
    PROCEEDINGS OF THE 2016 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2016, : 572 - 575
  • [42] Single-rail self-timed logic circuits in synchronous designs
    Grassert, F
    Timmermann, D
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 495 - 498
  • [43] An application of self-timed circuits to the reduction of switching noise in analog-digital circuits
    Jiménez, R
    Acosta, AJ
    Peralías, EJ
    Rueda, A
    INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 295 - 305
  • [44] Application of Redundant Basis Elements to Increase Self-Timed Circuits Reliability
    Kamenskih, Anton N.
    Tyurin, Sergey F.
    PROCEEDINGS OF THE 2014 IEEE NW RUSSIA YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (ELCONRUSNW), 2014, : 47 - 50
  • [45] Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools
    Tranchero, Maurizio
    Reyneri, Leonardo M.
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 373 - +
  • [46] A FULLY ASYNCHRONOUS DIGITAL SIGNAL PROCESSOR USING SELF-TIMED CIRCUITS
    JACOBS, GM
    BRODERSEN, RW
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) : 1526 - 1537
  • [47] Supply voltage scalable system design using self-timed circuits
    Kuang, W
    Yuan, JS
    Ejnioui, A
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 161 - 166
  • [48] Self-timed is self-checking
    Israel Inst of Technology, Haifa, Israel
    J Electron Test Theory Appl JETTA, 2 (219-228):
  • [49] SELF-TIMED IS SELF-CHECKING
    DAVID, I
    GINOSAR, R
    YOELI, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 219 - 228
  • [50] SELF-TIMED RAM - STRAM
    OHNO, C
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1988, 24 (04): : 293 - 300