A multiplexer based test method for self-timed circuits

被引:0
|
作者
te Beest, F [1 ]
Peeters, A [1 ]
机构
[1] Philips Technol Incubator, Handshake Solut, Eindhoven, Netherlands
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new test method for self-timed circuits is presented that only uses multiplexers to make the majority of combinational feedback loops testable. Combinational feedback loops are problematic for testing, since they introduce sequential behavior in a circuit. Traditionally feedback loops are broken with scan latches or even scan flip-flops, which causes not only a large area overhead, but also have a large impact on performance. The method we present significantly reduces the cost of testing a self-timed circuit, while it retains all the benefits of traditional scan test methods. Most importantly, the method remains fully compatible with standard combinational test pattern generation tools and provides up to 100% stuck-at-fault coverage. With the presented test method it becomes cost effective to use scan test for a self-timed circuit without the need to add new specialized cells to a standard cell library.
引用
下载
收藏
页码:166 / 175
页数:10
相关论文
共 50 条
  • [31] A Self-Timed Ring based PUF
    Gimenez, Gregoire
    Cherkaoui, Abdelkarim
    Fesquet, Laurent
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS ASYNC 2020, 2020, : 69 - 77
  • [32] Feedback techniques for dual-rail self-timed circuits
    DeMara, RF
    Kejriwal, A
    Seeber, J
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 458 - 464
  • [33] Efficient function-block implementation of self-timed circuits
    Li, XL
    Sanders, JW
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 269 - 272
  • [34] Investigation and Design of a Threshold element for the Fault Self-Timed Circuits
    Kamenskih, Anton N.
    Tyurin, Sergey F.
    PROCEEDINGS OF THE 2019 10TH INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS, SERVICES AND TECHNOLOGIES (DESSERT), 2019, : 29 - 33
  • [35] Reconfiguring Circuits Around Defects in Self-Timed Cellular Automata
    Kunieda, Tadashi
    Isokawa, Teijiro
    Peper, Ferdinand
    Saitoh, Ayumu
    Kamiura, Naotake
    Matsui, Nobuyuki
    CELLULAR AUTOMATA, PROCEEDINGS, 2008, 5191 : 200 - 209
  • [36] Self-timed circuits for energy harvesting AC power supplies
    Siebert, J
    Collier, J
    Amirtharajah, R
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 315 - 318
  • [37] Improving smart card security using self-timed circuits
    Moore, S
    Anderson, R
    Cunningham, P
    Mullins, R
    Taylor, G
    ASYNC: EIGHTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2002, : 211 - 218
  • [38] On digit-recurrence division algorithms for self-timed circuits
    Boullis, N
    Tisserand, A
    ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XI, 2001, 4474 : 115 - 125
  • [39] Failure-Tolerant Synchronous and Self-Timed Circuits Comparison
    Zatsarinny A.A.
    Stepchenkov Y.A.
    Diachenko Y.G.
    Rogdestvenski Y.V.
    Russian Microelectronics, 2022, 51 (08) : 630 - 632
  • [40] Soft digital signal processing using self-timed circuits
    Kuang, WD
    Yuan, JS
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 194 - 198