SELF-TIMED IS SELF-CHECKING

被引:29
|
作者
DAVID, I [1 ]
GINOSAR, R [1 ]
YOELI, M [1 ]
机构
[1] TECHNION ISRAEL INST TECHNOL,DEPT COMP SCI,IL-32000 HAIFA,ISRAEL
关键词
ASYNCHRONOUS SYSTEMS; COMBINATIONAL LOGIC; FINITE STATE MACHINES; SELF-CHECKINGS; SELF-TIMED;
D O I
10.1007/BF00993088
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Self-checking circuits detect (at least some of) their own faults. We describe self-timed circuits, including combinational logic and sequential machines, which either halt or generate illegal output if they include any single stuck-at faults. The self-timed circuits employ dual rail data encoding to implement ternary logic of 0, 1, and undefined states; the fourth state is used to signal illegal output and is shown to result only from certain circuit faults. The self-timed circuits also employ four-phase signaling according to a well-defined protocol of communications between the circuit and its environment; failures due to certain faults prevent the circuit from communicating properly, thus causing the circuit to halt. We show that any single stuck-at fault falls in either the first or the second category, thus providing complete fault coverage through self checking. No hardware needs to be added to our circuits to achieve the complete self-checking property; further, the circuit is guaranteed to never generate a legal but erroneous output if it contains a fault. Minimal hardware is needed to detect that a circuit has either halted or has generated an illegal output.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [1] Design for self-checking and self-timed datapath
    Yang, JL
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 417 - 422
  • [2] A SELF-CHECKING AUDIOMETER
    FLYGSTAD, DW
    [J]. JOURNAL OF THE AUDIO ENGINEERING SOCIETY, 1967, 15 (01): : 51 - &
  • [3] SELF-CHECKING COMPARATOR
    GOESSEL, M
    SOGOMONYAN, ES
    [J]. AUTOMATION AND REMOTE CONTROL, 1992, 53 (10) : 1599 - 1604
  • [4] SELF-CHECKING CHECKERS
    REDDY, SM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1974, C 23 (10) : 1100 - 1102
  • [5] Drafting in Self-Timed Circuits
    Cowan, Christopher
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (04) : 810 - 820
  • [6] SELF-TIMED RAM - STRAM
    OHNO, C
    [J]. FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1988, 24 (04): : 293 - 300
  • [7] Verifying a self-timed divider
    Ono-Tesfaye, T
    Kern, C
    Greenstreet, MR
    [J]. ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS - FOURTH INTERNATIONAL SYMPOSIUM, 1998, : 146 - 158
  • [8] Stability Verification of Self-Timed Control Systems using Model-Checking
    El Hakim, Viktorio S.
    Bekooij, Marco J. G.
    [J]. 2018 21ST EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2018), 2018, : 312 - 319
  • [9] SELF-CHECKING RESISTIVE RATIOS
    THOMPSON, AM
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 1978, 27 (04) : 423 - 425
  • [10] SELF-CHECKING IN METROLOGICAL PRACTICE
    ILYUKOVICH, AM
    DYUZHIN, AT
    [J]. MEASUREMENT TECHNIQUES USSR, 1984, 27 (09): : 825 - 828