Stability Verification of Self-Timed Control Systems using Model-Checking

被引:1
|
作者
El Hakim, Viktorio S. [1 ]
Bekooij, Marco J. G. [2 ]
机构
[1] Univ Twente, Comp Architectures Embedded Syst, Enschede, Netherlands
[2] NXP Semicond, Dept Embedded Software & Signal Proc, Eindhoven, Netherlands
关键词
LYAPUNOV FUNCTIONS; REACHABILITY;
D O I
10.1109/DSD.2018.00062
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Cyber-physical control systems are typically time-triggered because the Analog to Digital (A/D) and Digital to Analog (D/A) converters are triggered by a periodic clock. This enables analytical stability analysis of closed-loop models in case the plant and controller are linear. However ensuring periodic sampling requires that a sampling period is selected larger than the Worst-Case Execution Times (WCETs) of the digital control tasks. Unfortunately, low sampling rates must be selected as a result of loose WCET bounds especially if multi-processor hardware is applied with shared data caches and SDRAM memory. In this paper we propose a model-checking based stability analysis approach for control systems that sample aperiodically. Our approach is targetting self-timed systems, where the A/D and D/A converters are driven by internal events, such as the completion of a task, which also trigger subsequent task executions. During self-timed execution the average sampling period tends to be significantly smaller than possible in time-triggered mode, and as a result the control performance is improved significantly. Self-timed systems also allow the use of a running average workload characterization of the tasks which is tighter than a WCET characterization, and which can greatly improve the accuracy of the stability analysis results. We show using two self-timed control systems that control performance in terms of stability and settling time improves for self-timed systems when the running average workload characterization is applied. Furthermore, we point at an essential feature that is needed for asymptotic stability analysis which is missing in well known model checkers such as SpaceEx.
引用
收藏
页码:312 / 319
页数:8
相关论文
共 50 条
  • [1] SELF-TIMED IS SELF-CHECKING
    DAVID, I
    GINOSAR, R
    YOELI, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 219 - 228
  • [2] Using model-checking for Timed Automata to parameterize logic control programs
    Kowalewski, S
    Engell, S
    Huuck, R
    Lakhnech, Y
    Lukoschus, B
    Urbina, L
    [J]. COMPUTERS & CHEMICAL ENGINEERING, 1998, 22 : S875 - S878
  • [3] Compositional Model-Checking Verification of Critical Systems
    Mendoza, Luis E.
    Capel, Manuel I.
    Perez, Maria
    Benghazi, Kawtar
    [J]. ENTERPRISE INFORMATION SYSTEMS-B, 2009, 19 : 213 - +
  • [4] Model-checking Timed Temporal Logics
    Bouyer, Patricia
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 231 : 323 - 341
  • [5] Model-checking for weighted timed automata
    Brihaye, T
    Bruyère, V
    Raskin, JF
    [J]. FORMAL TECHNIQUES, MODELLING AND ANALYSIS OF TIMED AND FAULT-TOLERANT SYSTEMS, PROCEEDINGS, 2004, 3253 : 277 - 292
  • [6] Design for self-checking and self-timed datapath
    Yang, JL
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 417 - 422
  • [7] USING FPGAS TO IMPLEMENT SELF-TIMED SYSTEMS
    BRUNVAND, E
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 173 - 190
  • [8] Model-checking and control of self-assembly
    McNew, John-Michael
    Klavins, Eric
    [J]. 2006 AMERICAN CONTROL CONFERENCE, VOLS 1-12, 2006, 1-12 : 14 - +
  • [9] On memory-block traversal problems in model-checking timed systems
    Larsson, F
    Pettersson, P
    Yi, W
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, 2000, 1785 : 127 - 141
  • [10] Model-checking timed automata with deadlines with Uppaal
    Gomez, Rodolfo
    [J]. FORMAL ASPECTS OF COMPUTING, 2013, 25 (02) : 289 - 318