Using model-checking for Timed Automata to parameterize logic control programs

被引:1
|
作者
Kowalewski, S [1 ]
Engell, S [1 ]
Huuck, R [1 ]
Lakhnech, Y [1 ]
Lukoschus, B [1 ]
Urbina, L [1 ]
机构
[1] Univ Dortmund, Dept Chem Engn, Process Control Grp, D-44221 Dortmund, Germany
关键词
Programmable Logic-Controllers; process safety; validation; Timed Automata; HyTech;
D O I
10.1016/S0098-1354(98)00170-7
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this contribution we describe how the modeling and analysis framework of Timed Automata can be used to determine valid parameter ranges for timers in logic control programs. The procedure is illustrated by means of a simple process engineering example for which the complete Timed Automata model is presented. To analyse the model, the tool HyTech is used which provides routines to determine values of model parameters depending on. reachability conditions. (C) 1998 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:S875 / S878
页数:4
相关论文
共 50 条