USING FPGAS TO IMPLEMENT SELF-TIMED SYSTEMS

被引:18
|
作者
BRUNVAND, E [1 ]
机构
[1] UNIV UTAH,DEPT COMP SCI,SALT LAKE CITY,UT 84112
来源
JOURNAL OF VLSI SIGNAL PROCESSING | 1993年 / 6卷 / 02期
关键词
D O I
10.1007/BF01607880
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Asynchronous or self-timed systems that do not rely on a global clock to keep system components synchronized can offer significant advantages over traditional clocked circuits in a variety of applications. In order to ease the complexity of this style of design, however, suitable self-timed circuit primitives must be available to the system designer. This article describes a technique for building self-timed circuits and systems using a library of circuit primitives implemented using Actel field programmable gate arrays (FPGAs). The library modules use a two-phase transition signaling protocol for control signals and a bundled protocol for data signals. A first-in first-out (FIFO) buffer and a simple routing chip are presented as examples of building self-timed circuits using FPGAs.
引用
收藏
页码:173 / 190
页数:18
相关论文
共 50 条
  • [1] Cell designs for self-timed FPGAs
    Traver, C
    Reese, RB
    Thornton, MA
    [J]. 14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2001, : 175 - 179
  • [2] Rapid prototyping of a self-timed ALU with FPGAs
    Ortega-Cisneros, S
    Raygoza-Panduro, JJ
    Muro, JS
    Boemo, E
    [J]. 2005 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG 2005), 2005, : 45 - 52
  • [3] A Practical Design Method For Prototyping Self-Timed Processors Using FPGAs
    Fiorentino, Mickael
    Savaria, Yvon
    Thibeault, Claude
    Gervais, Pascal
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1754 - 1757
  • [4] Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools
    Tranchero, Maurizio
    Reyneri, Leonardo M.
    [J]. 11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 373 - +
  • [5] Design and implementation of the AMCC self-timed microprocessor in FPGAs
    Ortega-Cisneros, Susana
    Raygoza-Panduro, Juan Jose
    Galvez, Alberto de la Mora
    [J]. JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2007, 13 (03) : 377 - 387
  • [6] SELF-TIMED LOOK UP TABLE FOR ULAs AND FPGAs
    Tyurin, S. F.
    Skornyakova, A. Yu
    Stepchenkov, Y. A.
    Diachenko, Y. G.
    [J]. RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2021, (01) : 36 - 45
  • [7] Prototype board for the test of self-timed circuits developed in FPGAs
    Raya, MS
    Naharro, RJ
    Ramírez, JC
    [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1039 - 1046
  • [8] DESIGNING SELF-TIMED SYSTEMS USING CONCURRENT PROGRAMS
    BRUNVAND, E
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (1-2): : 47 - 59
  • [9] EVALUATION OF SELF-TIMED SYSTEMS FOR VLSI
    PATEL, V
    STEPTOE, K
    [J]. ELECTRONICS LETTERS, 1989, 25 (03) : 215 - 217
  • [10] Speedup of self-timed digital systems using early completion
    Smith, SC
    [J]. ISVLSI 2000: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI - NEW PARADIGMS FOR VLSI SYSTEMS DESIGN, 2002, : 107 - 113