A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations

被引：0

作者：

Fathi, Amir ^{[1
]}

Azizian, Sarkis ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

Khoei, Abdollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh 57159, Iran

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2012年 / E95C卷 / 04期

关键词：

compressor; low latency; pass-transistor logic;

D O I：

10.1587/transele.E95.C.710

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel high speed 4-2 compressor using static and pass-transistor logic, has been designed in a 0.35 mu m CMOS technology. In order to reduce gate level delay and increase the speed, some changes are performed in truth table of conventional 4-2 compressor which leaded to the simplification of logic function for all parameters. Therefore, power dissipation is decreased. In addition, because of similar paths from all inputs to the outputs, the delays are the same. So there will be no need for extra buffers in low latency paths to equalize the delays.

引用

页码：710 / 712

页数：3

共 50 条

[11] A Novel High Speed Full Adder Based on Linear Threshold Gate and its Application to a 4-2 Compressor
Bahrepour, Davoud
Sharifi, Mohammad Javad
ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2013, 38 (11) : 3041 - 3050
[12] A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques
Peiman Aliparast
Ziaddin Daie Koozehkanani
Abdolhamid Moallemi Khiavi
Ghader Karimian
Hossein Balazadeh Bahar
Analog Integrated Circuits and Signal Processing, 2011, 66 : 235 - 243
[13] Ultra low voltage, low power 4-2 compressor for high speed multiplications
Gu, JM
Chang, CH
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 321 - 324
[14] A very high-speed CMOS 4-2 compressor using fully differential current-mode circuit techniques
Aliparast, Peiman
Koozehkanani, Ziaddin Daie
Khiavi, Abdolhamid Moallemi
Karimian, Ghader
Bahar, Hossein Balazadeh
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 235 - 243
[15] CMOS Implementation of a Fast 4-2 Compressor for Parallel Accumulations
Fathi, Amir
Azizian, Sarkis
Hadidi, Khayrollah
Khoei, Abdollah
Chegeni, Amin
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1476 - 1479
[16] High Speed 16x16 bit Booth Multiplier Based on Novel 4-2 Compressor Structure
Rahnamaei, Ali
Fatin, Gholamreza Zare
2018 1ST INTERNATIONAL CONFERENCE ON ADVANCED RESEARCH IN ENGINEERING SCIENCES (ARES), 2018,
[17] Low power CMOS pass logic 4-2 compressor for high-speed multiplication
Radhakrishnan, D
Preethy, AP
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1296 - 1298
[18] An Ultra High Speed Booth Encoder Structure for Fast Arithmetic Operations
Ghasemzadeh, Mehdi
Akbari, Amin
Hadidi, Khayrollah
2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 278 - 281
[19] Approximate multipliers based on a novel unbiased approximate 4-2 compressor
Fang, Bao
Liang, Huaguo
Xu, Dawen
Yi, Maoxiang
Sheng, Yongxia
Jiang, Cuiyun
Huang, Zhengfeng
Lu, Yingchun
INTEGRATION-THE VLSI JOURNAL, 2021, 81 : 17 - 24
[20] A fast and energy-efficient hybrid 4-2 compressor for multiplication in nanotechnology
Maleknejad, Mojtaba
Sharifi, Fazel
Sharifi, Hojjat
JOURNAL OF SUPERCOMPUTING, 2024, 80 (08): : 11066 - 11088

← 1 2 3 4 5 →