A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations

被引：0

作者：

Fathi, Amir ^{[1
]}

Azizian, Sarkis ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

Khoei, Abdollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh 57159, Iran

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2012年 / E95C卷 / 04期

关键词：

compressor; low latency; pass-transistor logic;

D O I：

10.1587/transele.E95.C.710

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel high speed 4-2 compressor using static and pass-transistor logic, has been designed in a 0.35 mu m CMOS technology. In order to reduce gate level delay and increase the speed, some changes are performed in truth table of conventional 4-2 compressor which leaded to the simplification of logic function for all parameters. Therefore, power dissipation is decreased. In addition, because of similar paths from all inputs to the outputs, the delays are the same. So there will be no need for extra buffers in low latency paths to equalize the delays.

引用

页码：710 / 712

页数：3

共 50 条

[41] Design Optimization of a 4-2 Compressor for Low-cost Approximate Multipliers
Seok H.
Seo H.
Lee J.
Kim Y.
IEIE Transactions on Smart Processing and Computing, 2022, 11 (06): : 455 - 461
[42] Modified 4-2 Compressor Using Improved Multiplexer for Low Power Applications
Kumar, Dinesh
Kumar, Manoj
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2016, : 236 - 242
[43] Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits
Chang, CH
Gu, JM
Zhang, MY
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (10) : 1985 - 1997
[44] Design and Analysis of Imprecise 4-2 Compressor With Error Recovery Module for Approximate Multipliers
Bai, Fuhai
Xie, Guangjun
Guo, Pixia
Zhang, Yongqiang
2023 IEEE 23RD INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY, NANO, 2023, : 529 - 533
[45] Approximate Multiplier Using Reordered 4-2 Compressor with OR-based Error Compensation
Xu, Yufeng
Guo, Yi
Kimura, Shinji
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[46] Area and Energy-Efficient 4-2 Compressor Design for Tree Multiplier Implementation
Mohan, Shoba
Rangaswamy, Nakkeeran
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES, 2020, 90 (02) : 337 - 344
[47] Area and Energy-Efficient 4-2 Compressor Design for Tree Multiplier Implementation
Shoba Mohan
Nakkeeran Rangaswamy
Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2020, 90 : 337 - 344
[48] Spin-Based Imprecise 4-2 Compressor for Energy-Efficient Multipliers
Taheri, MohammadReza
Sharifi, Fazel
Shafiabadi, MohammadAli
Mahmoodi, Hamid
Navi, Keivan
SPIN, 2019, 9 (03)
[49] A New Very High-speed True 7-3 Compressor
Ghafari, Sara
Mousazadeh, Morteza
Khoei, Abdollah
Dadashi, Ali
PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 163 - 166
[50] A C-Testable 4-2 Adder Tree for an Easily Testable High-Speed Multiplier
Kito, Nobutaka
Hanai, Kensuke
Takagi, Naofumi
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (10): : 2783 - 2791

← 1 2 3 4 5 →