An Ultra High Speed Booth Encoder Structure for Fast Arithmetic Operations

被引:0
|
作者
Ghasemzadeh, Mehdi [1 ]
Akbari, Amin [1 ]
Hadidi, Khayrollah [1 ]
机构
[1] Urmia Univ, Microelect Res Lab, Orumiyeh, Iran
关键词
booth encoder; high speed; low delay; new truth table;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A novel high speed booth encoder is designed by utilizing a new truth table. The important advantage of this structure is its low delay with respect to the previously presented papers. Moreover, generating partial products and putting the partial products array in order are done at the same time. Simulation results applied to the Hspice software in TSMC 0.18 mu m technology proves that the total delay of the proposed structure is about 170ps.
引用
收藏
页码:278 / 281
页数:4
相关论文
共 50 条
  • [1] Design of high speed arithmetic encoder
    Mei, KZ
    Zheng, NN
    Yao, J
    Liu, YH
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1617 - 1620
  • [2] A High Speed and Area Efficient Booth Recoded Wallace Tree Multiplier for fast Arithmetic Circuits
    Rao, Jagadeshwar M.
    Dubey, Sanjay
    2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 220 - 223
  • [3] BOOTH ALGORITHM MODULAR ARITHMETIC OPERATIONS OF MULTIPLICATION
    Ayuso Perez, Jesus
    3C TIC, 2015, 4 (04): : 255 - 265
  • [4] A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations
    Fathi, Amir
    Azizian, Sarkis
    Hadidi, Khayrollah
    Khoei, Abdollah
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 710 - 712
  • [5] Ultra High Speed Modified Booth Encoding Architecture for High Speed Parallel Accumulations
    Fathi, Amir
    Azizian, Sarkis
    Hadidi, Khayrollah
    Khoei, Abdollah
    IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 706 - 709
  • [6] ARITHMETIC FOR ULTRA-HIGH-SPEED TOMOGRAPHY
    SWARTZLANDER, EE
    GILBERT, BK
    IEEE TRANSACTIONS ON COMPUTERS, 1980, 29 (05) : 341 - 353
  • [7] BOOTH ALGORITHM MODULAR ARITHMETIC OPERATIONS OF ADDITION AND SUBTRACTION
    Ayuso Perez, Jesus
    3C TIC, 2015, 4 (03): : 222 - 229
  • [8] BOOTH ALGORITHM MODULAR ARITHMETIC FOR SCALAR MULTIPLICATION OPERATIONS
    Ayuso Perez, Jesus
    3C TIC, 2018, 7 (02): : 11 - 35
  • [9] A new high speed and low power decoder/encoder for Radix-4 Booth multiplier
    Ghasemi, Mir Majid
    Fathi, Amir
    Mousazadeh, Morteza
    Khoei, Abdollah
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (07) : 2199 - 2213
  • [10] Low latency, glitch-free booth encoder-decoder for high speed multipliers
    Fathi, Amir
    Azizian, Sarkis
    Fathi, Rahim
    Tamar, Habib Ghasemizadeh
    IEICE ELECTRONICS EXPRESS, 2012, 9 (16): : 1335 - 1341