An Ultra High Speed Booth Encoder Structure for Fast Arithmetic Operations

被引：0
|
作者：
Ghasemzadeh, Mehdi [1 ]
Akbari, Amin [1 ]
Hadidi, Khayrollah [1 ]
机构：
[1] Urmia Univ, Microelect Res Lab, Orumiyeh, Iran
来源：
2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES) | 2015年
关键词：
booth encoder; high speed; low delay; new truth table;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
A novel high speed booth encoder is designed by utilizing a new truth table. The important advantage of this structure is its low delay with respect to the previously presented papers. Moreover, generating partial products and putting the partial products array in order are done at the same time. Simulation results applied to the Hspice software in TSMC 0.18 mu m technology proves that the total delay of the proposed structure is about 170ps.
引用
收藏
页码：278 / 281
页数：4
相关论文
共 50 条
  • [21] A High Speed Real Time Multi-bin CABAC Encoder for Ultra High Resolution Video
    Jayakrishnan, P.
    Lincy, P. V. Anitha
    Niyas, R. Mohamed
    2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, : 207 - 210
  • [22] Application of Arithmetic Operations Method in Single Pair-pole Magnetic Encoder
    Zeng Yi-fan
    Li Rui
    MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION IV, PTS 1 AND 2, 2012, 128-129 : 85 - 91
  • [23] A High-speed Unsigned 32-bit Multiplier Based on Booth-encoder and Wallace-tree Modifications
    Xuan-Vy Luu
    Trong-Thuc Hoang
    Trong-Tu Bui
    Anh-Vu Dinh-Duc
    2014 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2014, : 739 - 744
  • [24] High-speed Parallel 32x32-b Multiplier Using a Radix-16 Booth Encoder
    Chen Ping-hua
    Zhao Juan
    IITAW: 2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATIONS WORKSHOPS, 2009, : 406 - 409
  • [25] High speed 4-symbol arithmetic encoder architecture for embedded zero tree-based compression
    Osorio, RR
    Vanhoof, B
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 267 - 275
  • [26] High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero Tree-Based Compression
    Roberto R. Osorio
    Bart Vanhoof
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 : 267 - 275
  • [27] Fast 4-2 Compressor of Booth Multiplier Circuits for High-Speed RISC Processor
    Yuan, S. C.
    INTERNATIONAL ELECTRONIC CONFERENCE ON COMPUTER SCIENCE, 2008, 1060 : 286 - 288
  • [28] CMOS Implementation of a Novel High Speed 4:2 Compressor for Fast Arithmetic Circuits
    Ghasemzadeh, M.
    Mohabbatian, N.
    Hadidi, Kh.
    IETE JOURNAL OF RESEARCH, 2023, 69 (05) : 2392 - 2399
  • [29] Fast implementations of fuzzy arithmetic operations using fast Fourier transform (FFT)
    Kosheleva, O
    Cabrera, SD
    Gibson, GA
    Koshelev, M
    FUZZY SETS AND SYSTEMS, 1997, 91 (02) : 269 - 277
  • [30] Fast implementations of fuzzy arithmetic operations using Fast Fourier Transform (FFT)
    Kosheleva, O
    Cabrera, SD
    Gibson, GA
    Koshelev, M
    FUZZ-IEEE '96 - PROCEEDINGS OF THE FIFTH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-3, 1996, : 1958 - 1964
12345