Memory efficient pass-parallel architecture for JPEG2000 encoding

被引:2
|
作者
Dyer, M [1 ]
Taubman, D [1 ]
Nooshabadi, S [1 ]
机构
[1] Univ New S Wales, Sch Elect Engn, Sydney, NSW, Australia
关键词
D O I
10.1109/ISSPA.2003.1224638
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The CAUSAL, RESTART and RESET mode switches, previously used to enable microscopic parallelism and improve throughput, are examined in terms of the memory requirements of the JPEG2000 block coder. An Extended Pass Switching Arithmetic Encoder (EPSAE) is introduced that aids in the reduction of memory by providing the ability to partially process code-blocks. We show how the use of these switches and the EPSAE can reduce the overall amount of memory required by the block coder by a factor of 7. This reduction is achieved without the necessity of tight synchronization between the DWT and block coder.
引用
下载
收藏
页码:53 / 56
页数:4
相关论文
共 50 条
  • [41] A high performance JPEG2000 architecture
    Andra, K
    Chakrabarti, C
    Acharya, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 765 - 768
  • [42] Novel architecture of EBC for JPEG2000
    Gautam, A
    Madhuri, AG
    Khandelwal, P
    Aditya, KP
    Desai, M
    Padma, K
    Dutt, M
    Bhatia, R
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 530 - 533
  • [43] A VLSN architecture of JPEG2000 encoder
    Liu, LB
    Chen, N
    Meng, HY
    Zhang, L
    Wang, ZH
    Chen, HY
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 2032 - 2040
  • [44] A DUAL SYMBOL ARITHMETIC CODER ARCHITECTURE WITH REDUCED MEMORY FOR JPEG2000
    Liu, Kai
    Li, YunSong
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 513 - 516
  • [45] JPEG2000 encoding with perceptual distortion control
    Liu, Z
    Karam, LJ
    Watson, AB
    2003 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL 1, PROCEEDINGS, 2003, : 637 - 640
  • [46] Efficient JPEG2000 EBCOT Context Modeling for Massively Parallel Architectures
    Matela, Jiri
    Rusnak, Vit
    Holub, Petr
    2011 DATA COMPRESSION CONFERENCE (DCC), 2011, : 423 - 432
  • [47] An Efficient, High Speed Architecture for JPEG2000 MQ-Coder
    Horrigue, Layla
    Saidani, Taoufik
    Ghodhbani, Refka
    Atri, Mohamed
    2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,
  • [48] JPEG2000 encoding with perceptual distortion control
    Liu, Zhen
    Karam, Lina J.
    Watson, Andrew B.
    IEEE TRANSACTIONS ON IMAGE PROCESSING, 2006, 15 (07) : 1763 - 1778
  • [49] Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Taubman, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4361 - 4364
  • [50] An efficient accelerating architecture for tier-1 coding in JPEG2000
    Zhu, K
    Wang, F
    Zhou, XF
    Zhang, QL
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1653 - 1656