A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories

被引：15

作者：

Kim, Minsoo ^{[1
]}

Kim, Sungbak ^{[2
]}

Shin, Hyungcheol ^{[1
]}

机构：

[1] Seoul Natl Univ, Interuniv Semicond Res Ctr, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea

[2] SK Hynix Inc, Flash Adv Design Team, Icheon Si 17336, South Korea

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 2020年 / 67卷 / 08期

关键词：

3-D charge-trap NAND flash memories; compact model; incremental step pulse programming (ISPP); program transient operation; simulation program with integrated circuit emphasis (SPICE); RETENTION CHARACTERISTICS;

D O I：

10.1109/TED.2020.3000448

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We developed a compact model for program transient simulation of 3-D charge-trap NAND flash on a bitline (BL) string level. By implanting the trapped charge parameters and the solutions obtained from modified 1-D Poisson equation into our unit cell model, we suggest that our model shows better accuracy compared to the existing model. After fitting the measured incremental step pulse programming (ISPP) data with the best accuracy, we investigated our model dependence on parameters relevant to electron tunneling/capture/emission and channel scaling. Also, the simulation results from various pulse conditions are investigated. Finally, program-inhibit characteristics by isolated channel were simulated and analyzed. Thus, we propose a widely available, highly accurate, and physics-based compact model for program operation of 3-D charge-trap NAND flash memories.

引用

页码：3095 / 3101

页数：7

共 50 条

[1] Single-Event Upset in 3-D Charge-Trap NAND Flash Memories
Park, Jounghun
Han, Jin-Woo
Yoon, Gilsang
Go, Donghyun
Kim, Donghwi
Kim, Jungsik
Lee, Jeong-Soo
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6089 - 6094
[2] Evidence of Widely Distributed Time Constants in the Vertical Charge Loss of 3-D Charge-Trap NAND Flash Memories
Refaldi, David G.
Malavena, Gerardo
Chiavarone, Luca
Spinelli, Alessandro S.
Compagnoni, Christian Monzio
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (10) : 1811 - 1814
[3] A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash
Chen, Shuo-Han
Chen, Yen-Ting
Chang, Yuan-Hao
Wei, Hsin-Wen
Shih, Wei-Kuan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2322 - 2334
[4] Understanding the ISPP Slope in Charge Trap Flash Memory and its Impact on 3-D NAND Scaling
Verreck, D.
Arreghini, A.
Schanovsky, F.
Rzepa, G.
Stanojevic, Z.
Mitterbauer, F.
Kernstock, C.
Baumgartner, O.
Karner, M.
Van den Bosch, G.
Rosmeulen, M.
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[5] Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories
Chen, Fei
Chen, Bo
Lin, Hongzhe
Kong, Yachen
Liu, Xin
Zhan, Xuepeng
Chen, Jiezhi
MICROMACHINES, 2021, 12 (10)
[6] Modeling of Trap Generation in 3-D NAND Charge Trap Flash Memory
Kumar, Anuj
Tiwari, Ravi
Rai, Himanshu
Saikia, Rashmi
Bisht, Arnav Shaurva
Mahapatra, Souvik
2024 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD 2024, 2024,
[7] Radiation Induced Degradation of Charge-trap (CT) 3D-NAND Flash Memory
Dong, Haitao
Sun, Chuanxue
Du, Zhichao
Sang, Pengpeng
Zhan, Xuepeng
Zheng, Xuesong
Wang, Qianwen
Wu, Jixuan
Chen, Jiezhi
2024 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY, ICICDT 2024, 2024,
[8] Charge Loss Induced by Defects of Transition Layer in Charge-Trap 3D NAND Flash Memory
Wang, Fei
Li, Yuan
Ma, Xiaolei
Chen, Jiezhi
IEEE ACCESS, 2021, 9 (09): : 47391 - 47398
[9] Experimental characterizations on TID Radiation Impacts in Charge-trap 3D NAND Flash Memory
Hu, Hongyang
Feng, Yang
Zhan, Xuepeng
Xi, Kai
Ji, Lanlong
Chen, Jiezhi
Liu, Jing
2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 35 - 36
[10] Investigation and SPICE Compact Model of Spacer Region for Static Characteristics of 3-D NAND Flash Memories
Kim, Minsoo
Shin, Hyungcheol
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (10) : 4158 - 4165

← 1 2 3 4 5 →