Evidence of Widely Distributed Time Constants in the Vertical Charge Loss of 3-D Charge-Trap NAND Flash Memories

被引:0
|
作者
Refaldi, David G. [1 ]
Malavena, Gerardo [1 ]
Chiavarone, Luca [2 ]
Spinelli, Alessandro S. [1 ]
Compagnoni, Christian Monzio [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20133 Milan, Italy
[2] Micron Technol Inc, Proc Res & Dev, I-20871 Vimercate, Italy
关键词
Flash memories; Transient analysis; Electrons; Cryogenics; Monitoring; Logic gates; Electron traps; NAND flash memory; cryogenic temperature regime; semiconductor device reliability;
D O I
10.1109/LED.2024.3435345
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, through experimental evidence collected at room temperature and in the deep-cryogenic regime, we demonstrate that the so-called vertical charge loss from the gate stack of 3-D charge-trap NAND Flash memories is a process featuring widely distributed time constants. Results reveal that the turn-on of these time constants depends on the temperature at which the program operation is carried out. This, combined with the dependence of the time constants on the temperature at which vertical charge loss is monitored, gives rise to an apparent activation energy of the cell threshold-voltage transient during data retention that is close to zero when data retention and program occur at the same temperature. This phenomenology must be carefully taken into account when trying to extend the working temperature of NAND Flash memories down to the deep-cryogenic regime.
引用
收藏
页码:1811 / 1814
页数:4
相关论文
共 50 条
  • [1] A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories
    Kim, Minsoo
    Kim, Sungbak
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (08) : 3095 - 3101
  • [2] Single-Event Upset in 3-D Charge-Trap NAND Flash Memories
    Park, Jounghun
    Han, Jin-Woo
    Yoon, Gilsang
    Go, Donghyun
    Kim, Donghwi
    Kim, Jungsik
    Lee, Jeong-Soo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (11) : 6089 - 6094
  • [3] A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash
    Chen, Shuo-Han
    Chen, Yen-Ting
    Chang, Yuan-Hao
    Wei, Hsin-Wen
    Shih, Wei-Kuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2322 - 2334
  • [4] Charge Loss Induced by Defects of Transition Layer in Charge-Trap 3D NAND Flash Memory
    Wang, Fei
    Li, Yuan
    Ma, Xiaolei
    Chen, Jiezhi
    IEEE ACCESS, 2021, 9 (09): : 47391 - 47398
  • [5] Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories
    Chen, Fei
    Chen, Bo
    Lin, Hongzhe
    Kong, Yachen
    Liu, Xin
    Zhan, Xuepeng
    Chen, Jiezhi
    MICROMACHINES, 2021, 12 (10)
  • [6] Impact of Trapped Charge Vertical Loss and Lateral Migration on Lifetime Estimation of 3-D NAND Flash Memories
    Liu, Y. H.
    Zhan, T. C.
    Yang, Y. S.
    Hsu, C. C.
    Liu, A. C.
    Lin, W.
    2023 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS, 2023,
  • [7] Modeling of Trap Generation in 3-D NAND Charge Trap Flash Memory
    Kumar, Anuj
    Tiwari, Ravi
    Rai, Himanshu
    Saikia, Rashmi
    Bisht, Arnav Shaurva
    Mahapatra, Souvik
    2024 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD 2024, 2024,
  • [8] Time Constant Analysis of Lateral Charge Loss in 3-D NAND Flash Memories Through Multiscale Simulations
    Yoo, Jinil
    Jo, Hyungjun
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (07) : 4146 - 4152
  • [9] Radiation Induced Degradation of Charge-trap (CT) 3D-NAND Flash Memory
    Dong, Haitao
    Sun, Chuanxue
    Du, Zhichao
    Sang, Pengpeng
    Zhan, Xuepeng
    Zheng, Xuesong
    Wang, Qianwen
    Wu, Jixuan
    Chen, Jiezhi
    2024 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY, ICICDT 2024, 2024,
  • [10] Characterization of the Vertical Position of the Trapped Charge in Charge-trap Flash Memory
    Kim, Seunghyun
    Kwon, Dae Woong
    Lee, Sang-Ho
    Park, Sang-Ku
    Kim, Youngmin
    Kim, Hyungmin
    Kim, Young Goan
    Cho, Seongjae
    Park, Byung-Gook
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (02) : 167 - 173