Evidence of Widely Distributed Time Constants in the Vertical Charge Loss of 3-D Charge-Trap NAND Flash Memories

被引:0
|
作者
Refaldi, David G. [1 ]
Malavena, Gerardo [1 ]
Chiavarone, Luca [2 ]
Spinelli, Alessandro S. [1 ]
Compagnoni, Christian Monzio [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20133 Milan, Italy
[2] Micron Technol Inc, Proc Res & Dev, I-20871 Vimercate, Italy
关键词
Flash memories; Transient analysis; Electrons; Cryogenics; Monitoring; Logic gates; Electron traps; NAND flash memory; cryogenic temperature regime; semiconductor device reliability;
D O I
10.1109/LED.2024.3435345
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, through experimental evidence collected at room temperature and in the deep-cryogenic regime, we demonstrate that the so-called vertical charge loss from the gate stack of 3-D charge-trap NAND Flash memories is a process featuring widely distributed time constants. Results reveal that the turn-on of these time constants depends on the temperature at which the program operation is carried out. This, combined with the dependence of the time constants on the temperature at which vertical charge loss is monitored, gives rise to an apparent activation energy of the cell threshold-voltage transient during data retention that is close to zero when data retention and program occur at the same temperature. This phenomenology must be carefully taken into account when trying to extend the working temperature of NAND Flash memories down to the deep-cryogenic regime.
引用
收藏
页码:1811 / 1814
页数:4
相关论文
共 50 条
  • [31] 3-D Stacked Synapse Array Based on Charge-Trap Flash Memory for Implementation of Deep Neural Networks
    Park, Yu Jeong
    Kwon, Hui Tae
    Kim, Boram
    Lee, Won Joo
    Wee, Dae Hoon
    Choi, Hyun-Seok
    Park, Byung-Gook
    Lee, Jong-Ho
    Kim, Yoon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 420 - 427
  • [32] Quantitative 3-D Model to Explain Large Single Trap Charge Variability in Vertical NAND Memory
    Verreck, D.
    Arreghini, A.
    Bastos, J. P.
    Schanovsky, F.
    Mitterbauer, F.
    Kernstock, C.
    Karner, M.
    Degraeve, R.
    Van den Bosch, G.
    Furnemont, A.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [33] Characteristics of Junctionless Charge Trap Flash Memory for 3D Stacked NAND Flash
    Oh, Jinho
    Na, Heedo
    Park, Sunghoon
    Sohn, Hyunchul
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (09) : 6413 - 6415
  • [34] 20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM/NAND Flash Hybrid SSD
    Fukuchi, Mamoru
    Sakaki, Yukiya
    Matsui, Chihiro
    Takeuchi, Ken
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [35] Array Architectures for 3-D NAND Flash Memories
    Micheloni, Rino
    Aritome, Seiichi
    Crippa, Luca
    PROCEEDINGS OF THE IEEE, 2017, 105 (09) : 1634 - 1649
  • [36] Microscopic physical origin of charge traps in 3D NAND flash memories
    Nanataki, Fugo
    Iwata, Jun-Ichi
    Chokawa, Kenta
    Araidai, Masaaki
    Oshiyama, Atsushi
    Shiraishi, Kenji
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2023, 62 (SC)
  • [37] Effects of Heavy-Ion Irradiation on Vertical 3-D NAND Flash Memories
    Bagatin, M.
    Gerardin, S.
    Paccagnella, A.
    Beltrami, S.
    Camerlenghi, E.
    Bertuccio, M.
    Costantino, A.
    Zadeh, A.
    Ferlet-Cavrois, V.
    Santin, G.
    Daly, E.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 318 - 325
  • [38] Characterizing 3D Charge Trap NAND Flash: Observations, Analyses and Applications
    Wu, Fei
    Zhu, Yue
    Xiong, Qin
    Lu, Zhonghai
    Zhou, You
    Kong, Weizhen
    Xie, Changsheng
    2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 381 - 388
  • [39] An Erase Efficiency Boosting Strategy for 3D Charge Trap NAND Flash
    Chen, Shuo-Han
    Chang, Yuan-Hao
    Liang, Yu-Pei
    Wei, Hsin-Wen
    Shih, Wei-Kuan
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (09) : 1246 - 1258
  • [40] Nimble Mapping SSD: Leaning State Mapping Strategy to Increase Reliability of 3D TLC Charge-Trap NAND Flash Memory
    Chen, Chih-Chia
    Hsieh, Jen-Wei
    2022 IEEE 11TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2022), 2022, : 57 - 62