Nimble Mapping SSD: Leaning State Mapping Strategy to Increase Reliability of 3D TLC Charge-Trap NAND Flash Memory

被引:0
|
作者
Chen, Chih-Chia [1 ]
Hsieh, Jen-Wei [1 ]
机构
[1] Natl Taiwan Univ Sci & Technol, Comp Sci & Informat Engn, Taipei, Taiwan
关键词
3D TLC NAND flash memory; Charge-Trap cell; reliability; retention error; write disturbance;
D O I
10.1109/NVMSA56066.2022.00019
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
With the adoption of vertical stacked structure and charge-trap cell design, 3D NAND flash memory reduces the cost-per-bit and becomes the mainstream in the storage market. Since every operation can cause the damage to NAND flash memory and increase the error bits, each cell in NAND flash memory can endure only limited write and erase operations. While the bit errors are highly related to the data pattern, conventional works such as data randomization distribute the threshold voltage states uniformly to prevent the worse-case data pattern. However, data randomization may miss the opportunity to improve the SSD's lifetime because the distribution of threshold voltage states is uniform whatever the access behavior. In 3D charge trap NAND flash, as the lower states would incur more right shifting than a cell with higher states, the access behavior may influence the bit errors. In this paper, we propose a error mitigation scheme to improve reliability of NAND flash-memory storage devices by utilizing the characteristic of 3D charge trap NAND flash memory to encode the written data asymmetrically. Compared with the related work, our proposed Nimble Mapping SSD (NMS) could improve the reliability with less memory overhead. For the retention error, NMS has similar encoding effect, and the experiment results showed that the BER is averagely 1.2% lower than the related work. Furthermore, NMS could reduce the BER of program variation by 17.1% on average.
引用
收藏
页码:57 / 62
页数:6
相关论文
共 50 条
  • [1] On the Reliability of Charge-Trap (CT) Type Three-dimensional (3D) NAND Flash Memory
    Chen, Jiezhi
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 1212 - 1214
  • [2] Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Chen, Xiang
    Zhang, Meng
    Wang, Yu
    Lu, Xiangfeng
    Xie, Changsheng
    [J]. ACM TRANSACTIONS ON STORAGE, 2022, 18 (02)
  • [3] Charge Loss Induced by Defects of Transition Layer in Charge-Trap 3D NAND Flash Memory
    Wang, Fei
    Li, Yuan
    Ma, Xiaolei
    Chen, Jiezhi
    [J]. IEEE ACCESS, 2021, 9 (09): : 47391 - 47398
  • [4] 20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM/NAND Flash Hybrid SSD
    Fukuchi, Mamoru
    Sakaki, Yukiya
    Matsui, Chihiro
    Takeuchi, Ken
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [5] Experimental characterizations on TID Radiation Impacts in Charge-trap 3D NAND Flash Memory
    Hu, Hongyang
    Feng, Yang
    Zhan, Xuepeng
    Xi, Kai
    Ji, Lanlong
    Chen, Jiezhi
    Liu, Jing
    [J]. 2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 35 - 36
  • [6] A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND Flash
    Chen, Shuo-Han
    Chen, Yen-Ting
    Chang, Yuan-Hao
    Wei, Hsin-Wen
    Shih, Wei-Kuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (11) : 2322 - 2334
  • [7] System Performance Comparison of 3D Charge-Trap TLC NAND Flash and 2D Floating-Gate MLC NAND Flash Based SSDs
    Fukuchi, Mamoru
    Matsui, Chihiro
    Takeuchi, Ken
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (04) : 161 - 170
  • [8] A Temperature-Aware Reliability Enhancement Strategy for 3-D Charge-Trap Flash Memory
    Wang, Yi
    Huang, Jiangfan
    Yang, Jing
    Li, Tao
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (02) : 234 - 244
  • [9] Temperature-Aware Data Allocation Strategy for 3D Charge-Trap Flash Memory
    Wang, Yi
    Zhang, Mingxu
    Yang, Jing
    [J]. 2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 572 - 577
  • [10] Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories
    Chen, Fei
    Chen, Bo
    Lin, Hongzhe
    Kong, Yachen
    Liu, Xin
    Zhan, Xuepeng
    Chen, Jiezhi
    [J]. MICROMACHINES, 2021, 12 (10)