Evidence of Widely Distributed Time Constants in the Vertical Charge Loss of 3-D Charge-Trap NAND Flash Memories

被引:0
|
作者
Refaldi, David G. [1 ]
Malavena, Gerardo [1 ]
Chiavarone, Luca [2 ]
Spinelli, Alessandro S. [1 ]
Compagnoni, Christian Monzio [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, I-20133 Milan, Italy
[2] Micron Technol Inc, Proc Res & Dev, I-20871 Vimercate, Italy
关键词
Flash memories; Transient analysis; Electrons; Cryogenics; Monitoring; Logic gates; Electron traps; NAND flash memory; cryogenic temperature regime; semiconductor device reliability;
D O I
10.1109/LED.2024.3435345
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, through experimental evidence collected at room temperature and in the deep-cryogenic regime, we demonstrate that the so-called vertical charge loss from the gate stack of 3-D charge-trap NAND Flash memories is a process featuring widely distributed time constants. Results reveal that the turn-on of these time constants depends on the temperature at which the program operation is carried out. This, combined with the dependence of the time constants on the temperature at which vertical charge loss is monitored, gives rise to an apparent activation energy of the cell threshold-voltage transient during data retention that is close to zero when data retention and program occur at the same temperature. This phenomenology must be carefully taken into account when trying to extend the working temperature of NAND Flash memories down to the deep-cryogenic regime.
引用
收藏
页码:1811 / 1814
页数:4
相关论文
共 50 条
  • [21] Adaptive Artificial Neural Network-Coupled LDPC ECC as Universal Solution for 3-D and 2-D, Charge-Trap and Floating-Gate NAND Flash Memories
    Nakamura, Toshiki
    Deguchi, Yoshiaki
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (03) : 745 - 754
  • [22] Impact of Cycling Induced Intercell Trapped Charge on Retention Charge Loss in 3-D NAND Flash Memory
    Jia, Xinlei
    Jin, Lei
    Hou, Wei
    Wang, Zhiyu
    Jiang, Songmin
    Li, Kaiwei
    Huang, Dejia
    Liu, Hongtao
    Wei, Wenzhe
    Lu, Jianwei
    Zhang, An
    Huo, Zongliang
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01) : 62 - 66
  • [23] Optimal Program-Read Schemes Toward Highly Reliable Open Block Operations in 3-D Charge-Trap NAND Flash Memory
    Jia, Menghua
    Kong, Yachen
    Zhan, Xuepeng
    Zhang, Meng
    Wu, Fei
    Chen, Jiezhi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 4797 - 4807
  • [24] Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Chen, Xiang
    Zhang, Meng
    Wang, Yu
    Lu, Xiangfeng
    Xie, Changsheng
    ACM TRANSACTIONS ON STORAGE, 2022, 18 (02)
  • [25] NOR-Type 3-D Synapse Array Architecture Based on Charge-Trap Flash Memory
    Kim, Jung Nam
    Lee, Jaehong
    Kim, Jo Eun
    Hong, Suck Won
    Koo, Minsuk
    Kim, Yoon
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 813 - 820
  • [26] Experimental Segmentation of Vertical Charge Loss Mechanisms in Charge Trap-Based 3D NAND Arrays
    Chiavarone, L.
    Nicosia, G.
    Righetti, N.
    Dong, Y.
    2024 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, IRPS 2024, 2024,
  • [27] Investigation of Retention Characteristics Caused by Charge Loss for Charge Trap NAND Flash Memory
    Kim, Seunghyun
    Lee, Sang-Ho
    Park, Sang-Ku
    Kim, Youngmin
    Cho, Seongjae
    Park, Byung-Gook
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (05) : 584 - 590
  • [28] System Performance Comparison of 3D Charge-Trap TLC NAND Flash and 2D Floating-Gate MLC NAND Flash Based SSDs
    Fukuchi, Mamoru
    Matsui, Chihiro
    Takeuchi, Ken
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (04) : 161 - 170
  • [29] TCAD Simulation of Data Retention Characteristics of Charge Trap Device for 3-D NAND Flash Memory
    Oh, Dongyean
    Lee, Bonghoon
    Kwon, Eunmee
    Kim, Sangyong
    Cho, Gyuseog
    Park, Sungkye
    Lee, Seokkiu
    Hong, Sungjoo
    2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2015, : 113 - 116
  • [30] Understanding the ISPP Slope in Charge Trap Flash Memory and its Impact on 3-D NAND Scaling
    Verreck, D.
    Arreghini, A.
    Schanovsky, F.
    Rzepa, G.
    Stanojevic, Z.
    Mitterbauer, F.
    Kernstock, C.
    Baumgartner, O.
    Karner, M.
    Van den Bosch, G.
    Rosmeulen, M.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,