A Compact Model for ISPP of 3-D Charge-Trap NAND Flash Memories

被引：15
|
作者：
Kim, Minsoo [1 ]
Kim, Sungbak [2 ]
Shin, Hyungcheol [1 ]
机构：
[1] Seoul Natl Univ, Interuniv Semicond Res Ctr, Sch Elect Engn & Comp Sci, Seoul 151742, South Korea
[2] SK Hynix Inc, Flash Adv Design Team, Icheon Si 17336, South Korea
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2020年 / 67卷 / 08期
关键词：
3-D charge-trap NAND flash memories; compact model; incremental step pulse programming (ISPP); program transient operation; simulation program with integrated circuit emphasis (SPICE); RETENTION CHARACTERISTICS;
D O I：
10.1109/TED.2020.3000448
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We developed a compact model for program transient simulation of 3-D charge-trap NAND flash on a bitline (BL) string level. By implanting the trapped charge parameters and the solutions obtained from modified 1-D Poisson equation into our unit cell model, we suggest that our model shows better accuracy compared to the existing model. After fitting the measured incremental step pulse programming (ISPP) data with the best accuracy, we investigated our model dependence on parameters relevant to electron tunneling/capture/emission and channel scaling. Also, the simulation results from various pulse conditions are investigated. Finally, program-inhibit characteristics by isolated channel were simulated and analyzed. Thus, we propose a widely available, highly accurate, and physics-based compact model for program operation of 3-D charge-trap NAND flash memories.
引用
收藏
页码：3095 / 3101
页数：7
相关论文
共 50 条
  • [21] System Performance Comparison of 3D Charge-Trap TLC NAND Flash and 2D Floating-Gate MLC NAND Flash Based SSDs
    Fukuchi, Mamoru
    Matsui, Chihiro
    Takeuchi, Ken
    IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (04) : 161 - 170
  • [22] Characterization Summary of Performance, Reliability, and Threshold Voltage Distribution of 3D Charge-Trap NAND Flash Memory
    Liu, Weihua
    Wu, Fei
    Chen, Xiang
    Zhang, Meng
    Wang, Yu
    Lu, Xiangfeng
    Xie, Changsheng
    ACM TRANSACTIONS ON STORAGE, 2022, 18 (02)
  • [23] Improved ISPP scheme for narrow threshold voltage distribution in 3-D NAND flash memory
    Yang, Giho
    Park, Chanyang
    Nam, Kihoon
    Kim, Donghyun
    Park, Min Sang
    Baek, Rock-Hyun
    SOLID-STATE ELECTRONICS, 2023, 202
  • [24] NOR-Type 3-D Synapse Array Architecture Based on Charge-Trap Flash Memory
    Kim, Jung Nam
    Lee, Jaehong
    Kim, Jo Eun
    Hong, Suck Won
    Koo, Minsuk
    Kim, Yoon
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 813 - 820
  • [25] Total Ionizing Dose Effects in 3-D NAND Flash Memories
    Bagatin, Marta
    Gerardin, Simone
    Paccagnella, Alessandro
    Beltrami, Silvia
    Costantino, Alessandra
    Muschitiello, Michele
    Zadeh, Ali
    Ferlet-Cavrois, Veronique
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) : 48 - 53
  • [26] 20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM/NAND Flash Hybrid SSD
    Fukuchi, Mamoru
    Sakaki, Yukiya
    Matsui, Chihiro
    Takeuchi, Ken
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [27] Atmospheric Neutron Soft Errors in 3-D NAND Flash Memories
    Bagatin, M.
    Gerardin, S.
    Paccagnella, A.
    Beltrami, S.
    Cazzaniga, C.
    Frost, C. D.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (07) : 1361 - 1367
  • [28] Secondary Particles Generated by Protons in 3-D nand Flash Memories
    Bagatin, M.
    Gerardin, S.
    Paccagnella, A.
    Costantino, A.
    Ferlet-Cavrois, V.
    Santin, G.
    Muschitiello, M.
    Pesce, A.
    Beltrami, S.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (07) : 1461 - 1466
  • [29] TCAD Simulation of Data Retention Characteristics of Charge Trap Device for 3-D NAND Flash Memory
    Oh, Dongyean
    Lee, Bonghoon
    Kwon, Eunmee
    Kim, Sangyong
    Cho, Gyuseog
    Park, Sungkye
    Lee, Seokkiu
    Hong, Sungjoo
    2015 IEEE 7TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2015, : 113 - 116
  • [30] 3-D Stacked Synapse Array Based on Charge-Trap Flash Memory for Implementation of Deep Neural Networks
    Park, Yu Jeong
    Kwon, Hui Tae
    Kim, Boram
    Lee, Won Joo
    Wee, Dae Hoon
    Choi, Hyun-Seok
    Park, Byung-Gook
    Lee, Jong-Ho
    Kim, Yoon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (01) : 420 - 427
12345