A Wideband Model for On-Chip Interconnects With Different Shielding Structures

被引：7
|
作者：
Kang, Kai [1 ]
Cao, Xin [1 ]
Wu, Yunqiu [1 ]
Gao, Zongzhi [1 ]
Tang, Zongxi [1 ]
Ban, Yongling [1 ]
Sun, Lingling [2 ]
Yin, Wen-Yan [3 ]
机构：
[1] Univ Elect Sci & Technol China, Chengdu 611731, Sichuan, Peoples R China
[2] Hangzhou Dianzi Univ, Elect & Informat Dept, Hangzhou 310018, Zhejiang, Peoples R China
[3] Zhejiang Univ, Hangzhou 310058, Zhejiang, Peoples R China
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 10期
基金：
中国国家自然科学基金;
关键词：
Floating shield; interconnect; modeling; on-chip; parallel ground shields (PGS); solid ground; wideband; MULTIPLE COUPLED INDUCTORS; CLOSED-FORM EXPRESSIONS; SPICE-COMPATIBLE MODEL; EQUIVALENT-CIRCUIT; FREQUENCY; CMOS; SILICON; PARAMETERS; SUBSTRATE; IMPEDANCE;
D O I：
10.1109/TCPMT.2017.2732445
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a wideband model for on-chip interconnects with different shielding structures is proposed. In order to improve the performance of interconnects, solid ground, floating shields, and parallel ground shields are often employed in real applications. Based on the transmission line theory and electromagnetic wave theory, these three different shielding structures are analyzed and discussed. Also, many parasitic effects such as eddy current, skin effect, proximity effect, and substrate loss have been taken into consideration to improve the precision of the proposed model. It is shown that the simulated results of the model are in good agreement with the measured ones up to 110 GHz. The validity of the proposed model has been proven.
引用
收藏
页码：1702 / 1712
页数：11
相关论文
共 50 条
  • [41] Feasibility of plasmonic circuits for on-chip interconnects
    Fukuda, M.
    Tonooka, Y.
    Inoue, T.
    Ota, M.
    SOLID-STATE ELECTRONICS, 2019, 156 : 33 - 40
  • [42] An efficient inductance modeling for on-chip interconnects
    He, L
    Chang, N
    Lin, S
    Nakagawa, OS
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 457 - 460
  • [43] Silicon photonics for on-chip interconnects and telecommunications
    Chen, Long
    Preston, Kyle
    Lipson, Michal
    Doerr, Christopher R.
    Chen, Young-kai
    OPTOELECTRONIC INTEGRATED CIRCUITS XII, 2010, 7605
  • [44] Static Pulsed Bus for on-chip interconnects
    Khellah, M
    Tschanz, J
    Ye, YB
    Narendra, S
    De, VV
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 78 - 79
  • [45] Wiring rule methodology for on-chip interconnects
    Smith, H
    Cases, M
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING - IEEE 5TH TOPICAL MEETING, 1996, : 33 - 35
  • [46] A Case for Heterogeneous On-Chip Interconnects for CMPs
    Mishra, Asit K.
    Vijaykrishnan, N.
    Das, Chita R.
    ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2011, : 389 - 399
  • [47] Data handling limits of on-chip interconnects
    Singhal, Rohit
    Choi, Gwan
    Mahapatra, Rabi N.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (06) : 707 - 713
  • [48] Light coupling for on-chip optical interconnects
    Gao, Xumin
    Yuan, Jialei
    Yang, Yongchao
    Li, Yuanhang
    Cai, Wei
    Li, Xin
    Wang, Yongjin
    OPTICS AND LASER TECHNOLOGY, 2017, 97 : 154 - 160
  • [49] Thermal sensitivity analysis of on-chip interconnects
    Fu, Guang-Cao
    Tang, Min
    Lu, Jia-Qing
    Mao, Jun-Fa
    ELECTRONICS LETTERS, 2014, 50 (11) : 797 - 798
  • [50] Optimization of Driver Preemphasis for On-Chip Interconnects
    Bai, Yun
    Wong, S. Simon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (09) : 2033 - 2041
12345