A Wideband Model for On-Chip Interconnects With Different Shielding Structures

被引：7
|
作者：
Kang, Kai [1 ]
Cao, Xin [1 ]
Wu, Yunqiu [1 ]
Gao, Zongzhi [1 ]
Tang, Zongxi [1 ]
Ban, Yongling [1 ]
Sun, Lingling [2 ]
Yin, Wen-Yan [3 ]
机构：
[1] Univ Elect Sci & Technol China, Chengdu 611731, Sichuan, Peoples R China
[2] Hangzhou Dianzi Univ, Elect & Informat Dept, Hangzhou 310018, Zhejiang, Peoples R China
[3] Zhejiang Univ, Hangzhou 310058, Zhejiang, Peoples R China
来源：
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2017年 / 7卷 / 10期
基金：
中国国家自然科学基金;
关键词：
Floating shield; interconnect; modeling; on-chip; parallel ground shields (PGS); solid ground; wideband; MULTIPLE COUPLED INDUCTORS; CLOSED-FORM EXPRESSIONS; SPICE-COMPATIBLE MODEL; EQUIVALENT-CIRCUIT; FREQUENCY; CMOS; SILICON; PARAMETERS; SUBSTRATE; IMPEDANCE;
D O I：
10.1109/TCPMT.2017.2732445
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper, a wideband model for on-chip interconnects with different shielding structures is proposed. In order to improve the performance of interconnects, solid ground, floating shields, and parallel ground shields are often employed in real applications. Based on the transmission line theory and electromagnetic wave theory, these three different shielding structures are analyzed and discussed. Also, many parasitic effects such as eddy current, skin effect, proximity effect, and substrate loss have been taken into consideration to improve the precision of the proposed model. It is shown that the simulated results of the model are in good agreement with the measured ones up to 110 GHz. The validity of the proposed model has been proven.
引用
收藏
页码：1702 / 1712
页数：11
相关论文
共 50 条
  • [31] Design methodology for on-chip interconnects
    Cases, M
    Smith, H
    Bowen, M
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 27 - 30
  • [32] Analytical ramp delay model for distributed on-chip RLC interconnects
    Coulibaly, LM
    Kadim, HJ
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 457 - 460
  • [33] A unified RLC model for high-speed on-chip interconnects
    Sim, SP
    Krishnan, S
    Petranovic, DM
    Arora, ND
    Lee, KR
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510
  • [34] On-chip integrated antennas - The first challenge for reliable on-chip wireless interconnects
    Wang, Yuxin
    Makadia, Dimple
    Margala, Martin
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 1245 - +
  • [35] Systematic customization of on-chip crossbar interconnects
    Hur, Jae Young
    Stefanov, Todor
    Wong, Stephan
    Vassiliadisi, Stamatis
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 61 - +
  • [36] On-chip interconnects - Giga hertz and beyond
    Lee, K
    PROCEEDINGS OF THE IEEE 1998 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 1998, : 15 - 17
  • [37] A comprehensive performance macro-modeling of on-chip RC interconnects considering line shielding effects
    Engels, S.
    Wilson, R.
    Azemard, N.
    Maurine, Philippe
    INTEGRATION-THE VLSI JOURNAL, 2006, 39 (04) : 433 - 456
  • [38] Analysis of Challenges for On-Chip Optical Interconnects
    Dokania, Rajeev K.
    Apsel, Alyssa B.
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 275 - 280
  • [39] Analytical thermal analysis of on-chip interconnects
    Lin, Saihua
    Yang, Huazhong
    2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING, 2006, : 2776 - 2780
  • [40] Optical waveguides for on-chip optical interconnects
    Cahill, LW
    OPTOELECTRONIC INTEGRATION ON SILICON, 2004, 5357 : 11 - 15
12345