Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes

被引:0
|
作者
Cong, Kai [1 ]
Lei, Li [1 ]
Yang, Zhenkun [1 ]
Xie, Fei [1 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
High-quality tests for post-silicon validation should be ready before a silicon device becomes available in order to save time spent on preparing, debugging and fixing tests after the device is available. Test coverage is an important metric for evaluating the quality and readiness of post-silicon tests. We propose an online-capture offline-replay approach to coverage evaluation of post-silicon validation tests with virtual prototypes for estimating silicon device test coverage. We first capture necessary data from a concrete execution of the virtual prototype within a virtual platform under a given test, and then compute the test coverage by efficiently replaying this execution offline on the virtual prototype itself. Our approach provides early feedback on quality of post-silicon validation tests before silicon is ready. To ensure fidelity of early coverage evaluation, our approach have been further extended to support coverage evaluation and conformance checking in the post-silicon stage. We have applied our approach to evaluate a suite of common tests on virtual prototypes of five network adapters. Our approach was able to reliably estimate that this suite achieves high functional coverage on all five silicon devices.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] Post-Silicon Validation in the SoC Era: A Tutorial Introduction
    Mishra, Prabhat
    Ray, Sandip
    Morad, Ronny
    Ziv, Avi
    IEEE DESIGN & TEST, 2017, 34 (03) : 68 - 92
  • [32] Space Sensitive Cache Dumping for Post-silicon Validation
    Chandran, Sandeep
    Sarangi, Smruti R.
    Panda, Preeti Ranjan
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 497 - 502
  • [33] Reversi: Post-Silicon Validation System for Modern Microprocessors
    Wagner, Ilya
    Bertacco, Valeria
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 307 - 314
  • [34] On automated trigger event generation in post-silicon validation
    Ko, Ho Fai
    Nicolici, Nicola
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1328 - 1331
  • [35] Post-Silicon Validation Opportunities, Challenges and Recent Advances
    Mitra, Subhasish
    Seshia, Sanjit A.
    Nicolici, Nicola
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 12 - 17
  • [36] Bug Localization Techniques for Effective Post-Silicon Validation
    Mitra, Subhasish
    Lin, David
    Hakim, Nagib
    Gardner, Don
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 291 - 291
  • [37] Recent Trends on Post-silicon Validation and Debug: An Overview
    Agalya, R.
    Saravanan, S.
    2017 INTERNATIONAL CONFERENCE ON NETWORKS & ADVANCES IN COMPUTATIONAL TECHNOLOGIES (NETACT), 2017, : 56 - 63
  • [38] A Unified Methodology for Pre-Silicon Verification and Post-Silicon Validation
    Adir, Allon
    Copty, Shady
    Landa, Shimon
    Nahir, Amir
    Shurek, Gil
    Ziv, Avi
    Meissner, Charles
    Schumann, John
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1590 - 1595
  • [39] VAST: Post-Silicon VAlidation and Diagnosis of RF/Mixed-Signal Circuits Using Signature Tests
    Deyati, Sabyasachi
    Banerjee, Aritra
    Muldrey, Barry J.
    Chatterjee, Abhijit
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 314 - 319
  • [40] Cost-Effective Analysis of Post-Silicon Functional Coverage Events
    Farahmandi, Farimah
    Morad, Ronny
    Ziv, Avi
    Nevo, Ziv
    Mishra, Prabhat
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 392 - 397