Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes

被引:0
|
作者
Cong, Kai [1 ]
Lei, Li [1 ]
Yang, Zhenkun [1 ]
Xie, Fei [1 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
High-quality tests for post-silicon validation should be ready before a silicon device becomes available in order to save time spent on preparing, debugging and fixing tests after the device is available. Test coverage is an important metric for evaluating the quality and readiness of post-silicon tests. We propose an online-capture offline-replay approach to coverage evaluation of post-silicon validation tests with virtual prototypes for estimating silicon device test coverage. We first capture necessary data from a concrete execution of the virtual prototype within a virtual platform under a given test, and then compute the test coverage by efficiently replaying this execution offline on the virtual prototype itself. Our approach provides early feedback on quality of post-silicon validation tests before silicon is ready. To ensure fidelity of early coverage evaluation, our approach have been further extended to support coverage evaluation and conformance checking in the post-silicon stage. We have applied our approach to evaluate a suite of common tests on virtual prototypes of five network adapters. Our approach was able to reliably estimate that this suite achieves high functional coverage on all five silicon devices.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] Post-Silicon Code Coverage Evaluation with Reduced Area Overhead for Functional Verification of SoC
    Karimibiuki, Mehdi
    Balston, Kyle
    Hu, Alan J.
    Ivanov, Andre
    2011 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2011, : 92 - 97
  • [22] Bridging Pre-Silicon Verification and Post-Silicon Validation
    Nahir, Amir
    Ziv, Avi
    Galivanche, Rajesh
    Hu, Alan
    Abramovici, Miron
    Bentley, Bob
    Bertacco, Valeria
    Camilleri, Albert
    Foster, Harry
    Kapoor, Shakti
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 94 - 95
  • [23] QED Post-Silicon Validation and Debug Invited Abstract
    Lin, David
    Mitra, Subhasish
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 62 - 62
  • [24] A Survey on Post-Silicon Functional Validation for Multicore Architectures
    Jayaraman, Padma
    Parthasarathi, Ranjani
    ACM COMPUTING SURVEYS, 2017, 50 (04)
  • [25] ISTA: An Embedded Architecture for Post-silicon Validation in Processors
    Lei, Ting
    He, Hu
    Sun, Yihe
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 593 - 596
  • [26] Dynamic Trace Signal Selection for Post-Silicon Validation
    Han, Kihyuk
    Yang, Joon-Sung
    Abraham, Jacob A.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 302 - 307
  • [27] On bypassing blocking bugs during post-silicon validation
    Daoud, Ehab Anis
    Nicolici, Nicola
    PROCEEDINGS OF THE 13TH IEEE EUROPEAN TEST SYMPOSIUM: ETS 2008, 2008, : 69 - 74
  • [28] Post-Silicon Validation and Calibration of Hardware Security Primitives
    Xu, Xiaolin
    Suresh, Vikram
    Kumar, Raghavan
    Burleson, Wayne
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 29 - 34
  • [29] On-Chip Stimuli Generation for Post-Silicon Validation
    Nicolici, Nicola
    2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 108 - 109
  • [30] Concurrent Generation of Concurrent Programs for Post-Silicon Validation
    Adir, Allon
    Nahir, Amir
    Ziv, Avi
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1297 - 1302