NEGF simulations of a junctionless Si gate-all-around nanowire transistor with discrete dopants

被引:20
|
作者
Martinez, A. [1 ]
Aldegunde, M. [2 ]
Brown, A. R. [3 ]
Roy, S. [3 ]
Asenov, A. [3 ,4 ]
机构
[1] Swansea Univ, Coll Engn, Swansea SA2 8PP, W Glam, Wales
[2] Ctr Supercomputac Galicia CESGA, Santiago De Compostela 15705, Spain
[3] Univ Glasgow, DMG Sch Engn, Glasgow G12 8LT, Lanark, Scotland
[4] Gold Standard Simulat Ltd, Glasgow G12 8LT, Lanark, Scotland
基金
英国工程与自然科学研究理事会;
关键词
Junctionless transistors; Nanowires; Non-Equilibrium Green Functions; Discrete random dopants; Statistical variability; QUANTUM-TRANSPORT; FLUCTUATIONS; MOSFETS; LENGTH; IMPACT;
D O I
10.1016/j.sse.2011.10.028
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have carried out 3D Non-Equilibrium Green Function simulations of a junctionless gate-all-around n-type silicon nanowire transistor of 4.2 x 4.2 nm(2) cross-section. We model the dopants in a fully atomistic way. The dopant distributions are randomly generated following an average doping concentration of 10(20) cm(-3). Elastic and inelastic phonon scattering is considered in our simulation. Considering the dopants in a discrete way is the first step in the simulation of random dopant variability in junctionless transistors in a fully quantum mechanical way. Our results show that, for devices with an "unlucky" dopants configuration, where there is a starvation of donors under the gate, the threshold voltage can increase by a few hundred mV relative to devices with a more homogeneous distribution of dopants. For the first time we have used a quantum transport model with dissipation to evaluate the change in threshold voltage and subthreshold slope due to the discrete random donors in the channel of a junctionless nanowire nMOS transistor. These calculations require a robust convergence scheme between the quantum transport equation and the Poisson equation in order to achieve convergence in the dopant-induced resonance regime. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:101 / 105
页数:5
相关论文
共 50 条
  • [31] Modeling and analysis of body potential of cylindrical gate-all-around nanowire transistor
    Ray, Biswajit
    Mahapatra, Santanu
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (09) : 2409 - 2416
  • [32] Gate-All-Around Si-Nanowire Transistors: Simulation at Nanoscale
    Dey, S.
    Dash, T. P.
    Das, S.
    Mohapatra, E.
    Jena, J.
    Maiti, C. K.
    [J]. PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 137 - 141
  • [33] ESD Characterization of Gate-All-Around (GAA) Si Nanowire Devices
    Chen, S. -H.
    Linten, D.
    Hellings, G.
    Veloso, A.
    Scholz, M.
    Boschke, R.
    Groeseneken, G.
    Collaert, N.
    Thean, A.
    [J]. 2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [34] Timing and Power Fluctuations on Gate-All-Around Nanowire CMOS Circuit Induced by Various Sources of Random Discrete Dopants
    Sung, Wen-Li
    Chao, Pei-Jung
    Li, Yiming
    [J]. 2017 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2017), 2017, : 61 - 64
  • [35] Investigation of Gate All Around Junctionless Nanowire Transistor with Arbitrary Polygonal Cross Section
    Sharma, Monika
    Gupta, Mridula
    Narang, Rakhi
    Saxena, Manoj
    [J]. 2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2018, : 159 - 163
  • [36] Vertical Field effect transistor with sub-15nm gate-all-around on Si nanowire array
    Larrieu, G.
    Guerfi, Y.
    Han, X. L.
    Clement, N.
    [J]. ESSDERC 2015 PROCEEDINGS OF THE 45TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2015, : 202 - 205
  • [37] Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior
    Singh, Pushpapraj
    Singh, Navab
    Miao, Jianmin
    Park, Woo-Tae
    Kwong, Dim-Lee
    [J]. IEEE ELECTRON DEVICE LETTERS, 2011, 32 (12) : 1752 - 1754
  • [38] Diameter-Dependent Piezoresistive Sensing Performance of Junctionless Gate-All-Around Nanowire FET
    Rana, Vaibhav
    Ahmad, Gufran
    Ramesh, Akhil K.
    Das, Samaresh
    Singh, Pushpapraj
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (07) : 2884 - 2889
  • [39] A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications
    Wang, Tao
    Lou, Liang
    Lee, Chengkuo
    [J]. IEEE ELECTRON DEVICE LETTERS, 2013, 34 (04) : 478 - 480
  • [40] Simulation and Finite Element Analysis of Electrical Characteristics of Gate-all-Around Junctionless Nanowire Transistors
    Chatterjee, Neel
    Pandey, Sujata
    [J]. JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (01)