Field-programmable-gate-array-based time-to-digital converter with 200-ps resolution

被引：122
|
作者：
Kalisz, J
Szplet, R
Pasierbinski, J
Poniecki, A
机构：
[1] Military University of Technology
来源：
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT | 1997年 / 46卷 / 01期
关键词：
D O I：
10.1109/19.552156
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new design of a time-to-digital converter (TDC) implemented on an FPGA chip with amorphous antifuse structures is presented, Time coding with 200-ps resolution (LSB), 10-ns range, and very short conversion time is realized by two tapped delay lines working in a differential mode, Thanks to the local feedback loops, the output from the delay line is obtained directly in ''1-out of-N'' code and then converted to 6-bit natural binary, Within the temperature range from 0 degrees C to 45 degrees C, the time offset at the output is constant, the resolution changes by +/- 0.02 LSB, and the offset corrected integral linearity error is less than 1 LSB.
引用
收藏
页码：51 / 55
页数：5
相关论文
共 50 条
  • [1] A 16 channel high resolution (<11 ps RMS) Time-to-Digital Converter in a Field Programmable Gate Array
    Ugur, C.
    Bayer, E.
    Kurz, N.
    Traxler, M.
    [J]. JOURNAL OF INSTRUMENTATION, 2012, 7
  • [2] Time Resolution Improvement Using Dual Delay Lines for Field-Programmable-Gate-Array-Based Time-to-Digital Converters with Real-Time Calibration
    Chen, Yuan-Ho
    [J]. APPLIED SCIENCES-BASEL, 2019, 9 (01):
  • [3] Development of a sub-nanosecond time-to-digital converter based on a field-programmable gate array
    Sano, Y.
    Tomoto, M.
    Horii, Y.
    Sasaki, O.
    Uchida, T.
    Ikeno, M.
    [J]. JOURNAL OF INSTRUMENTATION, 2016, 11
  • [4] DEVELOPMENT OF A FAST TIME-TO-DIGITAL CONVERTER USING A PROGRAMMABLE GATE ARRAY
    MINE, S
    TOKUSHUKU, K
    YAMADA, S
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1995, 357 (2-3): : 535 - 539
  • [5] A High-Resolution Time-to-Digital Converter Based on Multi-Phase Clock Implement in Field-Programmable-Gate-Array
    Yin, Zhoujiancheng
    Liu, Shubin
    Hao, Xinjun
    Gao, Shanshan
    An, Qi
    [J]. 2012 18TH IEEE-NPSS REAL TIME CONFERENCE (RT), 2012,
  • [6] Multi-vernier time-to-digital converter implemented in a field-programmable gate array
    Chmielewski, Krzysztof
    [J]. MEASUREMENT SCIENCE AND TECHNOLOGY, 2011, 22 (01)
  • [7] A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays
    Song, J
    An, Q
    Liu, SB
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (01) : 236 - 241
  • [8] A High-Resolution (< 10 ps RMS) 48-Channel Time-to-Digital Converter (TDC) Implemented in a Field Programmable Gate Array (FPGA)
    Bayer, Eugen
    Traxler, Michael
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2011, 58 (04) : 1547 - 1552
  • [9] A 20-ps Time-to-Digital Converter (TDC) Implemented in Field-Programmable Gate Array (FPGA) with Automatic Temperature Correction
    Pan, Weibin
    Gong, Guanghua
    Li, Jianmin
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (03) : 1468 - 1473
  • [10] A counting-weighted calibration method for a field-programmable-gate array-based time-to-digital converter
    Chen, Yuan-Ho
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2017, 854 : 61 - 63
12345