Integrated Hierarchical Synthesis of Analog/RF Circuits with Accurate Performance Mapping

被引:0
|
作者
Meng, Kuo-Hsuan [1 ]
Pan, Po-Cheng [1 ]
Chen, Hung-Ming [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engr, Urbana, IL 61801 USA
关键词
OPTIMIZATION; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents a synthesis framework for nanometer analog, mixed-signal, and radio-frequency circuit design. Our approach has both the advantages of accuracy and efficiency, accomplished by integrating both circuit simulator and analytic formulation. Through performance space exploration, this work facilitates optimal specification setting and trade-off aspect identification from nanometer technology nodes. The hierarchical global-to-local search process consists of device characterization, mapping from geometry-biasing parameters through circuit-level parameters to performance metrics, and reverse identification of optimal design varaibles with fine-tuning. The nature of hierarchy enables the capability of synthesizing large-scaled design with guarantee of accurate and fast convergence to the global optimum. Also this framework can be utilized to identify the constraints that are critically strict to the overall performance, such that the circuit can be designed to operate close to its limit. A radio-frequency distributed amplifier is synthesized as the demonstration showing that the proposed framework is effective and efficient.
引用
收藏
页码:777 / 784
页数:8
相关论文
共 50 条
  • [21] , An Accurate Hierarchical Electromagnetic-Circuit Technique for Statistical Analysis of RF Circuits
    Sathanur, Arun V.
    Chakraborty, Ritochit
    Jandhyala, Vikram
    Ling, Feng
    Gope, Dipanjan
    Chakraborty, Swagato
    2008 IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM, VOLS 1-9, 2008, : 21 - +
  • [22] Efficient multiobjective synthesis of analog circuits using hierarchical pareto-optimal performance hypersurfaces
    Eeckelaert, T
    McConaghy, T
    Gielen, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1070 - 1075
  • [23] Performance-drivenWire Sizing for Analog Integrated Circuits
    Li, Yaguang
    Lin, Yishuang
    Madhusudan, Meghna
    Sharma, Arvind
    Sapatnekar, Sachin
    Harjani, Ramesh
    Hu, Jiang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (02)
  • [24] Implementation Issues in the Hierarchical Composition of Performance Models of Analog Circuits
    Velasco-Jimenez, M.
    Castro-Lopez, R.
    Roca, E.
    Fernandez, F. V.
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [25] ACCURATE ANALOG LIMITING CIRCUITS
    PESSEN, D
    ROGOZINS.J
    INSTRUMENTS & CONTROL SYSTEMS, 1971, 44 (01): : 13 - &
  • [26] Evolution based automatic synthesis of analog integrated circuits
    Alpaydin, G
    Balkir, S
    Dündar, G
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 65 - 68
  • [27] Evolution based synthesis of analog integrated circuits and systems
    Balkir, S
    Dündar, G
    Alpaydin, G
    2004 NASA/DOD CONFERENCE ON EVOLVABLE HARDWARE, PROCEEDINGS, 2004, : 26 - 29
  • [28] An Automated Topology Synthesis Framework for Analog Integrated Circuits
    Zhao, Zhenxin
    Zhang, Lihong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4325 - 4337
  • [29] AMGIE - A synthesis environment for CMOS analog integrated circuits
    Van der Plas, G
    Debyser, G
    Leyn, F
    Lampaert, K
    Vandenbussche, J
    Gielen, GGE
    Sansen, W
    Veselinovic, P
    Leenaerts, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (09) : 1037 - 1058
  • [30] Fast hierarchical process variability analysis and parametric test development for analog/RF circuits
    Liu, F
    Ozev, S
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 161 - 168