Integrated Hierarchical Synthesis of Analog/RF Circuits with Accurate Performance Mapping

被引:0
|
作者
Meng, Kuo-Hsuan [1 ]
Pan, Po-Cheng [1 ]
Chen, Hung-Ming [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engr, Urbana, IL 61801 USA
关键词
OPTIMIZATION; DESIGN;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents a synthesis framework for nanometer analog, mixed-signal, and radio-frequency circuit design. Our approach has both the advantages of accuracy and efficiency, accomplished by integrating both circuit simulator and analytic formulation. Through performance space exploration, this work facilitates optimal specification setting and trade-off aspect identification from nanometer technology nodes. The hierarchical global-to-local search process consists of device characterization, mapping from geometry-biasing parameters through circuit-level parameters to performance metrics, and reverse identification of optimal design varaibles with fine-tuning. The nature of hierarchy enables the capability of synthesizing large-scaled design with guarantee of accurate and fast convergence to the global optimum. Also this framework can be utilized to identify the constraints that are critically strict to the overall performance, such that the circuit can be designed to operate close to its limit. A radio-frequency distributed amplifier is synthesized as the demonstration showing that the proposed framework is effective and efficient.
引用
收藏
页码:777 / 784
页数:8
相关论文
共 50 条
  • [41] Nonlinear distortion simulation algorithm with capability of distortion diagnosis for analog and RF integrated circuits
    Zhang, L
    Zhang, L
    Yu, ZP
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1147 - 1150
  • [42] Efficient parasitic-aware hybrid sizing methodology for analog and RF integrated circuits
    Liao, Tuotian
    Zhang, Lihong
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 301 - 313
  • [43] Hierarchical ATPG for analog circuits and systems
    Soma, M
    Huynh, S
    Zhang, JY
    Kim, S
    Devarayanadurg, G
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (01): : 72 - 81
  • [44] Hierarchical symbolic analysis of analog circuits
    Jou, Shyh-Jye
    Hung, Chi-Cheng
    Proceedings of the National Science Council, Republic of China, Part A: Physical Science and Engineering, 1993, 17 (04): : 301 - 313
  • [45] ANALOG INTEGRATED CIRCUITS - FOREWORD
    HOWARD, WG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1971, SC 6 (06) : 339 - &
  • [46] An Analog-Node Model for VHDL-Based Simulation of RF Integrated Circuits
    Schubert, Martin J. W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (12) : 2717 - 2727
  • [47] Schmitt Trigger-Based Key Provisioning for Locking Analog/RF Integrated Circuits
    Sanabria-Borbon, A.
    Jayasankaran, N. G.
    Lee, S.
    Sanchez-Sinencio, E.
    Hu, J.
    Rajendran, J.
    2020 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2020,
  • [48] Smart RF Integrated Circuits
    Liu, Jenny Yi-Chun
    Huang, Ian
    Kuo, Yen-Hung
    Li, Wei-Tsung
    Lin, Wei-Heng
    Lin, Wen-Jie
    Tsai, Jeng-Han
    Alsuraisry, Hamed
    Lu, Hsin-Chia
    Huang, Tian-Wei
    IEEE MICROWAVE MAGAZINE, 2019, 20 (01) : 28 - 37
  • [49] Unified accurate CAD models for RF, microwave and millimeter-wave integrated circuits
    Wu, K
    Zhu, L
    TELSIKS '99: 4TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICES, PROCEEDINGS, VOLS 1 AND 2, 1999, : 6 - 13
  • [50] Technology of FinFET for High RF and Analog/Mixed-Signal Performance Circuits
    Ohguro, Tatsuya
    Inaba, Satoshi
    Kaneko, Akio
    Okano, Kimitoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2015, E98C (06): : 455 - 460