On-chip bist-based diagnosis of embedded programmable logic cores in system-on-chip devices

被引:0
|
作者
Stroud, C [1 ]
Garimella, S [1 ]
Sunwoo, J [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
On-chip Built-In Self-Test (BIST) based diagnosis of the embedded Field Programmable Gate Array (FPGA) core in a generic System-on-Chip (SoC) is presented. In this approach, the embedded processor core in the SoC is used for reconfiguration of the FPGA core for BIST, initiating the BIST sequence, retrieving the BIST results, and for performing diagnosis of faulty programmable logic blocks, memory cores, programmable interconnect resources within the FPGA core based on failing BIST results. These BIST and BIST-based diagnostic procedures have been implemented and verified on a commercial SoC with fault injection emulation. Diagnostic resolution is achieved to the faulty logic or memory block and can be used for on-chip reconfiguration to bypass faulty resources for fault-tolerant applications.
引用
收藏
页码:308 / 313
页数:6
相关论文
共 50 条
  • [21] BIST-based test and diagnosis of FPGA logic blocks
    Abramovici, M
    Stroud, CE
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (01) : 159 - 172
  • [22] Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip
    Phi-Hung Pham
    Song, Junyoung
    Park, Jongsun
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 173 - 177
  • [23] On-chip digital power supply control for system-on-chip applications
    Meijer, M
    de Gyvez, JP
    Otten, R
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 311 - 314
  • [24] A Diagnosis Method For System-On-Chip
    Benabboud, Y.
    Bosio, A.
    Riewer, O.
    PRIME: PROCEEDINGS OF THE CONFERENCE 2009 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2009, : 276 - +
  • [25] On-Chip Clocking for Nanomagnet Logic Devices
    Alam, Mohmmad Tanvir
    Siddiq, Mohammad Jafar
    Bernstein, Gary H.
    Niemier, Michael
    Porod, Wolfgang
    Hu, Xiaobo Sharon
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2010, 9 (03) : 348 - 351
  • [26] Differential Pressure Transmitter Based on Programmable System-on-Chip (PSoC)
    Nadezhdin, Igor S.
    Goryunov, Aleksey G.
    2019 13TH INTERNATIONAL CONFERENCE ON SENSING TECHNOLOGY (ICST), 2019,
  • [27] Software-based test for non-programmable cores in bus-based system-on-chip architectures
    Amory, Alexandre M.
    Oliveira, Leandro A.
    Moraes, Fernando G.
    VLSI-SOC: FROM SYSTEMS TO CHIPS, 2006, 200 : 165 - +
  • [28] Programmable System-on-Chip (SoC) for Silicon Prototyping
    Huang, Chun-Ming
    Wu, Chien-Ming
    Yang, Chih-Chyau
    Lee, Kuen-Jong
    Wey, Chin-Long
    2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1341 - +
  • [29] Logic analysers for real-time debugging of "system-on-chip" devices
    Lawday, G
    Ireland, D
    ELECTRONIC ENGINEERING, 2001, 73 (888): : 43 - +
  • [30] Logic analyzers for real-time debugging of `system-on-chip' devices
    Lawday, Geoff
    Ireland, Dave
    Electronic Engineering (London), 2001, 73 (888):