BIST-based test and diagnosis of FPGA logic blocks

被引:70
|
作者
Abramovici, M [1 ]
Stroud, CE
机构
[1] Lucent Technol, Murray Hill, NJ 07974 USA
[2] Univ Kentucky, Dept Elect Engn, Lexington, KY 40506 USA
基金
美国国家科学基金会;
关键词
built-in self-test; fault-tolerance; FPGA diagnosis; FPGA testing; reconfigurable systems;
D O I
10.1109/92.920830
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a built-in self-test (BIST) approach able to detect and accurately diagnose all single and practically all multiple faulty programmable logic blocks (PLBs) in field programmable gate arrays (FPGAs) with maximum diagnostic resolution, Unlike conventional BIST, FPGA BIST does not involve any area overhead or performance degradation, We also identify and solve the problem of testing configuration multiplexers that was either ignored or incorrectly solved in most previous work. We introduce the first diagnosis method for multiple faulty PLBs; for any faulty PLB, we also identify its internal faulty modules or modes of operation. Our accurate diagnosis provides the basis for both failure analysis used for yield improvement and for any repair strategy used for fault-tolerance in reconfigurable systems. We present experimental results showing detection and identification of faulty PLBs in actual defective FPGAs, Our BIST architecture is easily scalable.
引用
收藏
页码:159 / 172
页数:14
相关论文
共 50 条
  • [1] Online BIST and BIST-based diagnosis of FPGA logic blocks
    Abramovici, M
    Stroud, CE
    Emmert, JM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) : 1284 - 1294
  • [2] BIST-based diagnostics of FPGA logic blocks
    Stroud, C
    Lee, E
    Abramovici, M
    ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 539 - 547
  • [3] BIST-based diagnosis of FPGA interconnect
    Stroud, C
    Nall, J
    Lahsinsky, M
    Abramovici, M
    INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 618 - 627
  • [4] BIST-based delay path testing in FPGA architectures
    Harris, IG
    Menon, PR
    Tessier, R
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 932 - 938
  • [5] BIST-based detection and diagnosis of multiple faults in FPGAs
    Abramovici, M
    Stroud, C
    INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 785 - 794
  • [6] BIST-based fault diagnosis in the presence of embedded memories
    Savir, J
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 37 - 47
  • [7] BIST-based fault diagnosis in the presence of embedded memories
    Savir, J
    VLSI DESIGN, 2001, 12 (04) : 487 - 500
  • [8] Improving on-line BIST-based diagnosis for roving STARs
    Abramovici, M
    Stroud, C
    Skaggs, B
    Emmert, J
    6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 31 - 39
  • [9] BIST-Based Fault Diagnosis for Read-Only Memories
    Mukherjee, Nilanjan
    Pogiel, Artur
    Rajski, Janusz
    Tyszer, Jerzy
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (07) : 1072 - 1085
  • [10] Using Logic BIST to Test the PIC Block in FPGA
    Bian, Aiqin
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 799 - 805