BIST-based test and diagnosis of FPGA logic blocks

被引:70
|
作者
Abramovici, M [1 ]
Stroud, CE
机构
[1] Lucent Technol, Murray Hill, NJ 07974 USA
[2] Univ Kentucky, Dept Elect Engn, Lexington, KY 40506 USA
基金
美国国家科学基金会;
关键词
built-in self-test; fault-tolerance; FPGA diagnosis; FPGA testing; reconfigurable systems;
D O I
10.1109/92.920830
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present a built-in self-test (BIST) approach able to detect and accurately diagnose all single and practically all multiple faulty programmable logic blocks (PLBs) in field programmable gate arrays (FPGAs) with maximum diagnostic resolution, Unlike conventional BIST, FPGA BIST does not involve any area overhead or performance degradation, We also identify and solve the problem of testing configuration multiplexers that was either ignored or incorrectly solved in most previous work. We introduce the first diagnosis method for multiple faulty PLBs; for any faulty PLB, we also identify its internal faulty modules or modes of operation. Our accurate diagnosis provides the basis for both failure analysis used for yield improvement and for any repair strategy used for fault-tolerance in reconfigurable systems. We present experimental results showing detection and identification of faulty PLBs in actual defective FPGAs, Our BIST architecture is easily scalable.
引用
收藏
页码:159 / 172
页数:14
相关论文
共 50 条
  • [31] LSFR and BIST based Delay Test for ASIC and FPGA
    Abraitis, V.
    Tamosevicius, Z.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2008, (07) : 45 - 48
  • [32] BIST-based delay-fault testing in FPGAs
    Abramovici, M
    Stroud, C
    PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 131 - 134
  • [33] Test and diagnosis of faulty logic blocks in FPGAs
    Wang, SJ
    Tsai, TM
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 722 - 727
  • [34] Test and diagnosis of faulty logic blocks in FPGAs
    Wang, SJ
    Tsai, TM
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (02): : 100 - 106
  • [35] A Full Coverage Test Method for Configurable Logic Blocks in FPGA
    Fu Yong
    Wang Chi
    Chen Liguang
    Lai Jinmei
    CHINESE JOURNAL OF ELECTRONICS, 2013, 22 (03): : 471 - 476
  • [36] A full coverage test method for configurable logic blocks in FPGA
    Fu, Y. (10212020011@fudan.edu.cn), 1600, Chinese Institute of Electronics (22):
  • [37] BIST-based delay-fault testing in FPGAs
    Abramovici, M
    Stroud, CE
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (05): : 549 - 558
  • [38] BIST-Based Delay-Fault Testing in FPGAs
    Miron Abramovici
    Charles E. Stroud
    Journal of Electronic Testing, 2003, 19 : 549 - 558
  • [39] A New BIST-based Test Approach with the Fault Location Capability for Communication Channels in Network-on-Chip
    Babak Aghaei
    Ahmad Khademzadeh
    Midia Reshadi
    Kambiz Badie
    Journal of Electronic Testing, 2017, 33 : 501 - 513
  • [40] A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC
    Nourmandi-Pour, Reza
    Mousavian, Nafiseh
    MICROELECTRONICS JOURNAL, 2013, 44 (03) : 248 - 257