On-chip bist-based diagnosis of embedded programmable logic cores in system-on-chip devices

被引:0
|
作者
Stroud, C [1 ]
Garimella, S [1 ]
Sunwoo, J [1 ]
机构
[1] Auburn Univ, Dept Elect & Comp Engn, Auburn, AL 36849 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
On-chip Built-In Self-Test (BIST) based diagnosis of the embedded Field Programmable Gate Array (FPGA) core in a generic System-on-Chip (SoC) is presented. In this approach, the embedded processor core in the SoC is used for reconfiguration of the FPGA core for BIST, initiating the BIST sequence, retrieving the BIST results, and for performing diagnosis of faulty programmable logic blocks, memory cores, programmable interconnect resources within the FPGA core based on failing BIST results. These BIST and BIST-based diagnostic procedures have been implemented and verified on a commercial SoC with fault injection emulation. Diagnostic resolution is achieved to the faulty logic or memory block and can be used for on-chip reconfiguration to bypass faulty resources for fault-tolerant applications.
引用
收藏
页码:308 / 313
页数:6
相关论文
共 50 条
  • [31] A Programmable Compensation Circuit for System-on-Chip Application
    Choi, Woo-Chang
    Ryu, Jee-Youl
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (03) : 198 - 206
  • [32] Sharing BIST with multiple cores for system-on-a-chip
    Liang, HG
    Jiang, CY
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 418 - 423
  • [33] Dynamic reconfiguration of system-on-chip devices
    Gabriel, C
    Ovidiu, P
    26TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, CONFERENCE PROCEEDINGS: INTEGRATED MANAGEMENT OF ELECTRONIC MATERIALS PRODUCTION, 2003, : 154 - 157
  • [34] Architecture, On-Chip Network and Programming Interface Concept for Multiprocessor System-on-Chip
    Samman, Faisal Arya
    Dollak, Bjoern
    Antoni, Jonatan
    Hollstein, Thomas
    2016 INTERNATIONAL CONFERENCE ON SMART GREEN TECHNOLOGY IN ELECTRICAL AND INFORMATION SYSTEMS (ICSGTEIS), 2016, : 155 - 160
  • [35] Packet-switched on-chip interconnection network for system-on-chip applications
    Lee, SJ
    Lee, KM
    Song, SJ
    Yoo, HJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (06) : 308 - 312
  • [36] Energy minimization for hybrid BIST in a system-on-chip test environment
    Ubar, R
    Shchenova, T
    Jervan, G
    Peng, Z
    ETS 2005:10TH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 2 - 7
  • [37] Hybrid BIST energy minimisation technique for system-on-chip testing
    Jervan, G.
    Peng, Z.
    Shchenova, T.
    Ubar, R.
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (04): : 208 - 216
  • [38] A system for automated built-in self-test of embedded memory cores in system-on-chip
    Garimella, S
    Stroud, C
    PROCEEDINGS OF THE THIRTY-SEVENTH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2005, : 50 - 54
  • [39] Programmable System-on-Chip (PSoC) Embedded Readout Designs for Liquid Helium Level Sensors
    Parasakthi, C.
    Gireesan, K.
    Rani, R. Usha
    Sheela, O. K.
    Janawadkar, M. P.
    JALA, 2014, 19 (04): : 413 - 418
  • [40] Industrial Robot Arm Controller Based on Programmable System-on-Chip Device
    Cong, Vo Duy
    FME TRANSACTIONS, 2021, 49 (04): : 1025 - 1034