A Study on the 3D-TSV Interconnection using Wafer-Level Non-Conductive Adhesives (NCAs)

被引：0

作者：

Choi, Yongwon ^{[1
]}

Shin, Jiwon ^{[1
]}

Paik, Kyung-Wook ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Mat Sci & Engn, Taejon 305701, South Korea

来源：

2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this study, the chip to chip eutectic bonding method of TSV stacking using various NCAs are investigated as an alternative chip to chip/wafer interconnection method for 3D-TSV application. The non-conductive polymer adhesives so called, TSV Conductive Adhesives (TCAs), are applied on the chip/wafer before bonding so that it acts like both adhesive and underfill. No additional underfill process is needed. The effects of material properties of TCAs such as curing behavior, and viscosity on the joint formation for 3D-TSV chip interconnection are investigated.

引用

页码：1126 / 1129

页数：4

共 49 条

[21] ENABLING RELIABILITY OF 3D TSV ADVANCED PACKAGES WITH NON-CONDUCTIVE, PRE-APPLIED UNDERFILL FILM MATERIALS
Bai, Jie
Shim, Kail
Jang, James
Lindsey, Kevin
Li, Haiying
Zhuo, Qizhuo
Guino, Rose
Trichur, Ramachandran K.
2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
[22] Wafer-level Waveguide Filter Realization Using Simplied 3D Fabricaiton Process
Nosrati, M.
Vahabisani, N.
Daneshmand, M.
2014 16TH INTERNATIONAL SYMPOSIUM ON ANTENNA TECHNOLOGY AND APPLIED ELECTROMAGNETICS (ANTEM), 2014,
[23] 3D Stacking Process with Thermo-Sonic Bonding Using Non-conductive Film
Yamatsu, Shigeru
Watanabe, Kazuki
Kanagawa, Naoki
Ishikawa, Takatoshi
Kojio, Teppei
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2049 - 2054
[24] Via-free interconnection in quasi-hermetic wafer-level packaging for RF-MEMS applications and 3D integration
Phommahaxay, Alain
Lissorgues, Gaelle
Rousseau, Lionel
Perrais, Vincent
Marty, Frederic
Bourouina, Thrik
Nicole, Pierre
TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
[25] Wafer-level 3D system-on-a-chip using dielectric glue wafer bonding and Cu damascene inter-wafer interconnects
Lu, JQ
Jindal, A
Kwon, Y
McMahon, JJ
Lee, KW
Kraft, RP
Altemus, B
Cheng, D
Eisenbraun, E
Cale, TS
Gutmann, RJ
SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 87 - 95
[26] Microfluidic Lab-on-CMOS Packaging Using Wafer-Level Molding and 3D-Printed Interconnects
Dawes, Jacob
Chou, Tzu-Hsuan
Shen, Boyu
Johnston, Matthew L.
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2024, 18 (04) : 821 - 833
[27] 3-D wafer-level packaging of MEMS using surface activated bonding and through-Si vias
Takegawa, Yoshiyuki
Kamakura, Masanao
Baba, Toru
Okudo, Takafumi
Taura, Takumi
Tomoida, Ryo
Shiroishi, Hisanori
Tone, Kaoru
Saijo, Takashi
IDW '07: PROCEEDINGS OF THE 14TH INTERNATIONAL DISPLAY WORKSHOPS, VOLS 1-3, 2007, : 1411 - 1414
[28] Evaluation of Cu/SnAg microbump bonding processes for 3D integration using wafer-level underfill film
Yang, Tsung-Fu
Kao, Kuo-Shu
Cheng, Ren-Chin
Chang, Jing-Yao
Zhan, Chau-Jie
SOLDERING & SURFACE MOUNT TECHNOLOGY, 2012, 24 (04) : 287 - 293
[29] A Study on the 3DIC Interconnection using Thermal Compression Bond with Non Conductive Paste Process
Chan, Mu-Hsuan
Huang, Huei-Nuan
Chan, Chien-Feng
Lin, Chun-Tang
Yang, Ming-H
Lai, Jeng Yuan
2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
[30] Implementation of SOG devices with embedded through-wafer silicon vias using a glass reflow process for wafer-level 3D MEMS integration
Lin, Chiung-Wen
Hsu, Chia-Pao
Yang, Hsueh-An
Wang, Wei Chung
Fang, Weileun
MEMS 2008: 21ST IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2008, : 802 - +

← 1 2 3 4 5 →