A Study on the 3D-TSV Interconnection using Wafer-Level Non-Conductive Adhesives (NCAs)

被引：0

作者：

Choi, Yongwon ^{[1
]}

Shin, Jiwon ^{[1
]}

Paik, Kyung-Wook ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept Mat Sci & Engn, Taejon 305701, South Korea

来源：

2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2011年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this study, the chip to chip eutectic bonding method of TSV stacking using various NCAs are investigated as an alternative chip to chip/wafer interconnection method for 3D-TSV application. The non-conductive polymer adhesives so called, TSV Conductive Adhesives (TCAs), are applied on the chip/wafer before bonding so that it acts like both adhesive and underfill. No additional underfill process is needed. The effects of material properties of TCAs such as curing behavior, and viscosity on the joint formation for 3D-TSV chip interconnection are investigated.

引用

页码：1126 / 1129

页数：4

共 49 条

[41] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir
Franz, Mathias
Junghans, Romy
Schmitt, Paul
Szeghalmi, Adriana
Schulz, Stefan E.
BEILSTEIN JOURNAL OF NANOTECHNOLOGY, 2020, 11 : 1439 - 1449
[42] Wafer-level integration of self-aligned high aspect ratio silicon 3D structures using the MACE method with Au, Pd, Pt, Cu, and Ir
Franz M.
Junghans R.
Schmitt P.
Szeghalmi A.
Schulz S.E.
Franz, Mathias (mathias.franz@enas.fraunhofer.de), 1600, Beilstein-Institut Zur Forderung der Chemischen Wissenschaften (11): : 1439 - 1449
[43] Study of Low Temperature and High Heat-Resistant Fluxless Bonding via Nanoscale Thin Film Control toward Wafer-Level Multiple Chip Stacking for 3D LSI
Morinaga, Eiji
Oka, Yuichi
Nishimori, Hiroaki
Miyagawa, Haruhiko
Satoh, Ryohei
Iwata, Yoshiharu
Kanezaki, Ryota
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 14 - 19
[44] Bumpless Build Cube (BBCube): High-Parallelism, High-Heat-Dissipation and Low-Power Stacked Memory Using Wafer-Level 3D Integration Process
Chujo, Norio
Sakui, Koji
Ryoson, Hiroyuki
Sugatani, Shinji
Nakamura, Tomoji
Ohba, Takayuki
2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
[45] Study of Low Load and Temperature, High Heat-Resistant Solid-Phase Sn-Ag Bonding with Formation of Ag3Sn Intermetallic Compound Via Nanoscale Thin Film Control for Wafer-Level 3D-Stacking for 3D LSI
Yoneta, Kiyoto
Sato, Ryohei
Iwata, Yoshiharu
Atsumi, Koichiro
Okamoto, Kazuya
Sato, Yukihiro
2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 2381 - 2384
[46] Study of the Radio Frequency (RF) performance of a Wafer-Level Package (WLP) with Through Silicon Vias (TSVs) for the integration of RF-MEMS and micromachined waveguides in the context of 5G and Internet of Things (IoT) applications: Part 1—validation of the 3D modelling approach
J. Iannacci
Microsystem Technologies, 2020, 26 : 3799 - 3812
[47] Study of the Radio Frequency (RF) performance of a Wafer-Level Package (WLP) with Through Silicon Vias (TSVs) for the integration of RF-MEMS and micromachined waveguides in the context of 5G and Internet of Things (IoT) applications. Part 2: parameterised 3D model and optimisation
Iannacci, J.
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (01): : 223 - 234
[48] Study of the Radio Frequency (RF) performance of a Wafer-Level Package (WLP) with Through Silicon Vias (TSVs) for the integration of RF-MEMS and micromachined waveguides in the context of 5G and Internet of Things (IoT) applications. Part 2: parameterised 3D model and optimisation
J. Iannacci
Microsystem Technologies, 2021, 27 : 223 - 234
[49] Study of the Radio Frequency (RF) performance of a Wafer-Level Package (WLP) with Through Silicon Vias (TSVs) for the integration of RF-MEMS and micromachined waveguides in the context of 5G and Internet of Things (IoT) applications: Part 1-validation of the 3D modelling approach
Iannacci, J.
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (12): : 3799 - 3812

← 1 2 3 4 5 →