A 5.5mW 6b 5GS/s 4x-Interleaved 3b/cycle SAR ADC in 65nm CMOS

被引:0
|
作者
Chan, Chi-Hang [1 ]
Zhu, Yan [1 ]
Sin, Sai-Weng [1 ]
Seng-Pan, U. [1 ,2 ]
Martins, R. P. [1 ,3 ]
机构
[1] Univ Macau, Macau, Peoples R China
[2] Synopsys, Macau, Peoples R China
[3] Univ Lisbon, Inst Super Tecn, P-1699 Lisbon, Portugal
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:466 / +
页数:3
相关论文
共 50 条
  • [11] A 69.5 mW 20 GS/s 6b Time-Interleaved ADC With Embedded Time-to-Digital Calibration in 32 nm CMOS SOI
    Chen, Vanessa H. -C.
    Pileggi, Lawrence
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) : 2891 - 2901
  • [12] A 1.5GS/s 6bit 2bit/Step Asynchronous Time Interleaved SAR ADC in 65nm CMOS
    Wang, Zhaorui
    Chen, Yong
    Qian, He
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 121 - 125
  • [13] A 4GS/s 6b flash ADC in 0.13μm CMOS
    Paulus, C
    Blüthgen, HM
    Löw, M
    Sicheneder, E
    Brüls, N
    Courtois, A
    Tiebout, M
    Thewes, R
    2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 420 - 423
  • [14] A 6b 1.2 GS/s 47.8 mW 0.17 mm2 65 nm CMOS ADC for High-Rate WPAN Systems
    Park, Hye-Lim
    Kwon, Yi-Gi
    Choi, Min-Ho
    Kim, Younglok
    Lee, Seung-Hoon
    Jeon, Young-Deuk
    Kwon, Jong-Kee
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (02) : 95 - 103
  • [15] A 23mW 24GS/s 6b Time-Interleaved Hybrid Two-Step ADC in 28nm CMOS
    Xu, Benwei
    Zhou, Yuan
    Chiu, Yun
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [16] A 6b 800MS/s 3.62mW Nyquist AC-coupled VCO-Based ADC in 65nm CMOS
    Sharma, Praveen Kumar
    Chen, Mike Shuo-Wei
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [17] A 4GS/s Time-Interleaved RF ADC in 65nm CMOS with 4GHz Input Bandwidth
    Straayer, Matt
    Bales, Jim
    Birdsall, Dwight
    Daly, Denis
    Elliott, Phillip
    Foley, Bill
    Mason, Roy
    Singh, Vikas
    Wang, Xuejin
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 464 - U653
  • [18] 16.3 A Single-Channel 5.5mW 3.3GS/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation
    Zheng, Zihao
    Wei, Lai
    Lagos, Jorge
    Martens, Ewout
    Zhu, Yan
    Chan, Chi-Hang
    Craninckx, Jan
    Martins, Rui P.
    2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 254 - +
  • [19] A 10b 1GS/s Inverter-Based Pipeline ADC in 65nm CMOS
    Sundstrom, Timmy
    Asli, Javad Bagheri
    Svensson, Christer
    Alvandpour, Atila
    2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2020,
  • [20] A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS
    Kull, Lukas
    Toifl, Thomas
    Schmatz, Martin
    Francese, Pier Andrea
    Menolfi, Christian
    Braendli, Matthias
    Kossel, Marcel
    Morf, Thomas
    Andersen, Toke Meyer
    Leblebici, Yusuf
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 378 - +