A 5.5mW 6b 5GS/s 4x-Interleaved 3b/cycle SAR ADC in 65nm CMOS

被引：0
|
作者：
Chan, Chi-Hang [1 ]
Zhu, Yan [1 ]
Sin, Sai-Weng [1 ]
Seng-Pan, U. [1 ,2 ]
Martins, R. P. [1 ,3 ]
机构：
[1] Univ Macau, Macau, Peoples R China
[2] Synopsys, Macau, Peoples R China
[3] Univ Lisbon, Inst Super Tecn, P-1699 Lisbon, Portugal
来源：
2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC) | 2015年 / 58卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：466 / +
页数：3
相关论文
共 50 条
  • [41] An 8-Bit 2.1-mW 350-MS/s SAR ADC With 1.5 b/cycle Redundancy in 65-nm CMOS
    Li, Dengquan
    Liu, Maliang
    Zhao, Lei
    Mao, Henghui
    Ding, Ruixue
    Zhu, Zhangming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (11) : 2307 - 2311
  • [42] A 4x Time-Domain Interpolation 6-bit 3.4 GS/s 12.6 mW Flash ADC in 65 nm CMOS
    Liu, Jianwei
    Chan, Chi-Hang
    Sin, Sai-Weng
    Sen-Pan U
    Martins, Rui Paulo
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 395 - 404
  • [43] A 6-b 1-GS/s 30-mW ADC in 90-nm CMOS Technology
    Lien, Yuan-Ching
    Lee, Jri
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 45 - 48
  • [44] A 0.19 mm2 10 b 2.3 GS/s 12-Way Time-Interleaved Pipelined-SAR ADC in 65-nm CMOS
    Zhu, Yan
    Chan, Chi-Hang
    Zheng, Zi-Hao
    Li, Cheng
    Zhong, Jian-Yu
    Martins, Rui P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (11) : 3606 - 3616
  • [45] An 8-b 8-GS/s Time-Interleaved SAR ADC With Foreground Offset Calibration in 28nm CMOS
    Yang, Zhanpeng
    Xing, Xinpeng
    Zheng, Xinfa
    Feng, Haigang
    Fu, Hongyan
    Gielen, Georges
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 181 - 184
  • [46] A 1GS/s 6-to-8b 0.5mW/Qubit Cryo-CMOS SAR ADC for Quantum Computing in 40nm CMOS
    Kiene, Gerd
    Catania, Alessandro
    Overwater, Ramon
    Bruschi, Paolo
    Charbon, Edoardo
    Babaie, Masoud
    Sebastiano, Fabio
    2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 214 - +
  • [47] A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS/s Nonbinary 2b/Cycle SAR ADC
    Hong, Hyeok-Ki
    Kim, Wan
    Kang, Hyun-Wook
    Park, Sun-Jae
    Choi, Michael
    Park, Ho-Jin
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (02) : 543 - 555
  • [48] A 110 mW 6 bit 36 GS/s interleaved SAR ADC for 100 GBE occupying 0.048 mm2 in 32 nm SOI CMOS
    Kull, Lukas
    Pliva, Jan
    Toifl, Thomas
    Schmatz, Martin
    Francese, Pier Andrea
    Menolfi, Christian
    Braendli, Matthias
    Kossel, Marcel
    Morf, Thomas
    Andersen, Toke Meyer
    Leblebici, Yusuf
    2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, : 89 - 92
  • [49] A 25 GS/s 6b TI Two-Stage Multi-Bit Search ADC With Soft-Decision Selection Algorithm in 65 nm CMOS
    Cai, Shengchang
    Tabasy, Ehsan Zhian
    Shafik, Ayman
    Kiran, Shiva
    Hoyos, Sebastian
    Palermo, Samuel
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (08) : 2168 - 2179
  • [50] A 6b 2b/cycle SAR ADC beyond 1GS/s with Hybrid DAC Structure and Low Kickback Noise Comparators
    Zhao, Long
    Deng, Chenxi
    Cheng, Yuhua
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
12345