Evolution of binary decision diagrams for digital circuit design using genetic programming

被引:0
|
作者
Sakanashi, H
Higuchi, T
Iba, H
Kakazu, Y
机构
[1] Hokkaido Univ, Kita Ku, Sapporo, Hokkaido 060, Japan
[2] Electrotech Lab, Tsukuba, Ibaraki 304, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes the methodology for hardware evolution by genetic programming (GP). By adopting Binary Decision Diagrams (BDDs) as hardware representation, larger circuits can be evolved, and they will be easily verified by utilizing commercial CAD software. The hardware descriptions specified in BDDs are improved by GP operators, to synthesize various combinatorial logical circuits. From the viewpoint of GP, however, some constraints of BDD must be satisfied during its search process. In other words, GP must search not only in phenotype space, but also in genotype space. In order to resolve this problem, in this paper, we attempt two approaches. One concerns the operations to obtain BDDs satisfying the genotypical constraints, and the other is the method for balancing phenotypic and genotypic evaluations.
引用
收藏
页码:470 / 481
页数:12
相关论文
共 50 条
  • [41] Evolving binary decision diagrams using implicit neutrality
    Downing, RM
    2005 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-3, PROCEEDINGS, 2005, : 2107 - 2113
  • [42] MINIMIZATION OF MULTIOUTPUT REED-MULLER BINARY DECISION DIAGRAMS USING HYBRID GENETIC ALGORITHM
    ALMAINI, AEA
    ZHUANG, N
    BOURSET, F
    ELECTRONICS LETTERS, 1995, 31 (20) : 1722 - 1723
  • [43] Using Datalog with binary decision diagrams for program analysis
    Whaley, J. (jwhaley@cs.stanford.edu), Asian Association for Foundation of Software; Japan Society for Software Science and Technology; International Information Science Foundation, Japan; University of Tsukuba (Springer Verlag):
  • [44] Zero-suppressed Binary Decision Diagrams Automated Test Assmbly using Zero-suppressed Binary Decision Diagrams
    Fuchimoto K.
    Minato S.-I.
    Ueno M.
    Transactions of the Japanese Society for Artificial Intelligence, 2022, 37 (05)
  • [45] Automated analog circuit design using two-layer genetic programming
    Wang, Feng
    Li, Yuanxiang
    Li, Li
    Li, Kangshun
    APPLIED MATHEMATICS AND COMPUTATION, 2007, 185 (02) : 1087 - 1097
  • [46] Design evolution of engineering systems using bond graphs and genetic programming
    Samarakoon, Buddhika L.
    Gamage, Lalith B.
    de Silva, Clarence W.
    MECHATRONICS, 2016, 33 : 71 - 83
  • [47] Mechatronic Design Evolution Using Bond Graphs and Hybrid Genetic Algorithm With Genetic Programming
    Behbahani, Saeed
    de Silva, Clarence W.
    IEEE-ASME TRANSACTIONS ON MECHATRONICS, 2013, 18 (01) : 190 - 199
  • [49] Modeling a grinding circuit using genetic programming
    Karr, CL
    Borgelt, K
    GECCO-99: PROCEEDINGS OF THE GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, 1999, : 1785 - 1785
  • [50] Fault detection and testability analysis for multiple fault in digital circuit using binary decision diagram
    Pan, ZL
    Chen, L
    ISTM/2005: 6TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-9, CONFERENCE PROCEEDINGS, 2005, : 5267 - 5270