MINIMIZATION OF MULTIOUTPUT REED-MULLER BINARY DECISION DIAGRAMS USING HYBRID GENETIC ALGORITHM

被引：10
|
作者：
ALMAINI, AEA
ZHUANG, N
BOURSET, F
机构：
[1] Department of Electrical Electronic & Computer Engineering, Napier University, Edinburgh EH14 IDJ, Craiglockhart
来源：
ELECTRONICS LETTERS | 1995年 / 31卷 / 20期
关键词：
BOOLEAN FUNCTIONS; GENETIC ALGORITHMS;
D O I：
10.1049/el:19951201
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Results are presented for efficient variable ordering of Reed-Muller binary decision diagrams for large multioutput multilevel Boolean functions. A hybrid genetic algorithm which combines genetic and heuristic techniques is employed. Test results are given for benchmark examples of up to 128 inputs and 109 outputs.
引用
收藏
页码：1722 / 1723
页数：2
相关论文
共 50 条
  • [1] USING GENETIC ALGORITHMS FOR THE VARIABLE ORDERING OF REED-MULLER BINARY DECISION DIAGRAMS
    ALMAINI, AEA
    ZHUANG, N
    MICROELECTRONICS JOURNAL, 1995, 26 (05) : 471 - 480
  • [2] Using genetic algorithms for the variable ordering of Reed-Muller binary decision diagrams
    Almaini, A.E.A.
    Zhuang, N.
    Microelectronics Journal, 1995, 26 (05): : 471 - 480
  • [3] Constructing Reed-Muller universal logic module networks from Reed-Muller binary decision diagrams
    Xu, L
    McKenzie, L
    MICROELECTRONICS JOURNAL, 1996, 27 (01) : 23 - 36
  • [4] Generalized Reed-Muller expressions: Complexity and an exact minimization algorithm
    Sasao, T
    Debnath, D
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (12) : 2123 - 2130
  • [5] Generalized Reed-Muller expressions: complexity and an exact minimization algorithm
    Kyushu Inst of Technology, Iizuka-shi, Japan
    IEICE Trans Fund Electron Commun Comput Sci, 12 (2123-2130):
  • [6] MINIMIZATION OF REED-MULLER CANONIC EXPANSION
    SALUJA, KK
    ONG, EH
    IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (07) : 535 - 537
  • [7] An algorithm for reed-muller extraction
    Ye, Xien
    Mao, Keyi
    Xia, Yinshui
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1330 - +
  • [8] Minimization of Dual Reed-Muller forms using Dual property
    Faraj, K.
    Almaini, A.E.A.
    WSEAS Transactions on Circuits and Systems, 2007, 6 (01): : 9 - 15
  • [9] MINIMIZATION OF REED-MULLER POLYNOMIALS WITH FIXED POLARITY
    ZHANG, YZ
    RAYNER, PJW
    RAYNER, PJW
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1984, 131 (05): : 176 - 186
  • [10] Genetic algorithm for minimisation of fixed polarity Reed-Muller expressions
    Drechsler, R
    Becker, B
    Drechsler, N
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2000, 147 (05): : 349 - 353
12345