Zero-suppressed Binary Decision Diagrams Automated Test Assmbly using Zero-suppressed Binary Decision Diagrams

被引:0
|
作者
Fuchimoto K. [1 ]
Minato S.-I. [2 ]
Ueno M. [1 ]
机构
[1] Graduate School of Informatics and Engineering, The University of Electro-Communications
[2] Graduate School of Informatics, Kyoto University
关键词
automated test assembly; item response theory; parallel test; zero-suppressed binary decision diagrams;
D O I
10.1527/tjsai.37-5_A-M23
中图分类号
学科分类号
摘要
Recently, the necessity of“ parallel test forms ”for which each form comprises a different set of items, but which still has equivalent measurement accuracy has been emerging. An important issue for automated test assembly is to assemble as many parallel test forms as possible. Although many automated test assembly methods exist, the maximum clique using the integer programming method is known to assemble the greatest number of tests with the highest measurement accuracy. However, the method requires one month or more to assemble 450,000 tests due to the high time complexity of integer programming. This study proposes a new automated test assembly using Zero-suppressed Binary Decision Diagrams (ZDD). A ZDD is a graphical representation for a set of item combinations. This is derived by reducing a binary decision tree. In the proposed method, each node in the binary decision tree corresponds to an element of an item bank and has two edges if the item (node) is contained in a uniform test. Furthermore, all equivalent nodes (having the same measurement accuracy and the same test length) are shared. Finally, this study provides simulation and actual data experiments to demonstrate the effectiveness of the proposed method. The proposed method can assemble 450,000 tests within 24 hours. © 2022, Japanese Society for Artificial Intelligence. All rights reserved.
引用
收藏
相关论文
共 50 条
  • [1] Chain Reduction for Binary and Zero-Suppressed Decision Diagrams
    Bryant, Randal E.
    [J]. JOURNAL OF AUTOMATED REASONING, 2020, 64 (07) : 1361 - 1391
  • [2] Automated Parallel Test Forms Assembly using Zero-suppressed Binary Decision Diagrams
    Fuchimoto, Kazuma
    Minato, Shin-Ichi
    Ueno, Maomi
    [J]. IEEE ACCESS, 2023, 11 : 112804 - 112813
  • [3] Chain Reduction for Binary and Zero-Suppressed Decision Diagrams
    Randal E. Bryant
    [J]. Journal of Automated Reasoning, 2020, 64 : 1361 - 1391
  • [4] Chain Reduction for Binary and Zero-Suppressed Decision Diagrams
    Bryant, Randal E.
    [J]. TOOLS AND ALGORITHMS FOR THE CONSTRUCTION AND ANALYSIS OF SYSTEMS, TACAS 2018, PT I, 2018, 10805 : 81 - 98
  • [5] CGRA Mapping Using Zero-Suppressed Binary Decision Diagrams
    Beidas, Rami
    Anderson, Jason H.
    [J]. 27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 616 - 622
  • [6] Designing Survivable Networks with Zero-Suppressed Binary Decision Diagrams
    Suzuki, Hirofumi
    Ishihata, Masakazu
    Minato, Shin-ichi
    [J]. WALCOM: ALGORITHMS AND COMPUTATION (WALCOM 2020), 2020, 12049 : 273 - 285
  • [7] Applications of zero-suppressed decision diagrams
    Sasao, Tsutomu
    Butler, Jon T.
    [J]. Synthesis Lectures on Digital Circuits and Systems, 2015, 9 (02): : 1 - 125
  • [8] Zero-Suppressed Sentential Decision Diagrams
    Nishino, Masaaki
    Yasuda, Norihito
    Minato, Shin-ichi
    Nagata, Masaaki
    [J]. THIRTIETH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2016, : 1058 - 1066
  • [9] Introduction to zero-suppressed decision diagrams
    Mishchenko, Alan
    [J]. Synthesis Lectures on Digital Circuits and Systems, 2014, 45 : 1 - 33
  • [10] Compressing Exact Cover Problems with Zero-suppressed Binary Decision Diagrams
    Nishino, Masaaki
    Yasuda, Norihito
    Nakamura, Kengo
    [J]. PROCEEDINGS OF THE THIRTIETH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, IJCAI 2021, 2021, : 1996 - 2004