Evolution of binary decision diagrams for digital circuit design using genetic programming

被引:0
|
作者
Sakanashi, H
Higuchi, T
Iba, H
Kakazu, Y
机构
[1] Hokkaido Univ, Kita Ku, Sapporo, Hokkaido 060, Japan
[2] Electrotech Lab, Tsukuba, Ibaraki 304, Japan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes the methodology for hardware evolution by genetic programming (GP). By adopting Binary Decision Diagrams (BDDs) as hardware representation, larger circuits can be evolved, and they will be easily verified by utilizing commercial CAD software. The hardware descriptions specified in BDDs are improved by GP operators, to synthesize various combinatorial logical circuits. From the viewpoint of GP, however, some constraints of BDD must be satisfied during its search process. In other words, GP must search not only in phenotype space, but also in genotype space. In order to resolve this problem, in this paper, we attempt two approaches. One concerns the operations to obtain BDDs satisfying the genotypical constraints, and the other is the method for balancing phenotypic and genotypic evaluations.
引用
收藏
页码:470 / 481
页数:12
相关论文
共 50 条
  • [21] Combinatorial optimization using binary decision diagrams
    Nishino, Masaaki
    Yasuda, Norihito
    Hirao, Tsutomu
    Minato, Shin-Ichi
    Nagata, Masaaki
    NTT Technical Review, 2015, 13 (11):
  • [22] Fast binary image processing using binary decision diagrams
    Robert, L
    Malandain, G
    COMPUTER VISION AND IMAGE UNDERSTANDING, 1998, 72 (01) : 1 - 9
  • [23] Fast binary image processing using binary decision diagrams
    Robert, L
    Malandain, G
    1997 IEEE COMPUTER SOCIETY CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, PROCEEDINGS, 1997, : 97 - 102
  • [24] Good input ordering for circuit verification based on binary decision diagrams
    Saucier, G.
    Poirot, F.
    EURO ASIC, 1991,
  • [25] USING GENETIC ALGORITHMS FOR THE VARIABLE ORDERING OF REED-MULLER BINARY DECISION DIAGRAMS
    ALMAINI, AEA
    ZHUANG, N
    MICROELECTRONICS JOURNAL, 1995, 26 (05) : 471 - 480
  • [26] Using genetic algorithms for the variable ordering of Reed-Muller binary decision diagrams
    Almaini, A.E.A.
    Zhuang, N.
    Microelectronics Journal, 1995, 26 (05): : 471 - 480
  • [27] Genetic algorithms for the variable ordering problem of binary decision diagrams
    Lenders, W
    Baier, C
    FOUNDATIONS OF GENETIC ALGORITHMS, 2005, 3469 : 1 - 20
  • [28] Minimization of Digital Combinational Circuit using Genetic Programming with Modified Fitness Function
    Sharma, Peeyush
    Sasamal, Trailokya Nath
    PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT), 2016, : 406 - 410
  • [29] Design and Optimization of Digital Circuits by Artificial Evolution Using Hybrid Multi Chromosome Cartesian Genetic Programming
    Coimbra, Vitor
    Lamar, Marcus Vinicius
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 195 - 206
  • [30] Evolutionary Design of Fault-Tolerant Digital Circuit Based on Cartesian Genetic Programming
    李丹阳
    蔡金燕
    朱赛
    孟亚峰
    Journal of Donghua University(English Edition), 2016, 33 (02) : 231 - 234