Good input ordering for circuit verification based on binary decision diagrams

被引：0
|
作者：
Saucier, G.
Poirot, F.
机构：
来源：
EURO ASIC | 1991年
关键词：
D O I：
10.1109/EUASIC.1991.212832
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] FINDING THE OPTIMAL VARIABLE ORDERING FOR BINARY DECISION DIAGRAMS
    FRIEDMAN, SJ
    SUPOWIT, KJ
    IEEE TRANSACTIONS ON COMPUTERS, 1990, 39 (05) : 710 - 713
  • [2] A VARIABLE ORDERING HEURISTIC BASED ON ZERO-SUPPRESSED BINARY DECISION DIAGRAMS
    Li Ya-zhou
    Wang Jin
    Hu Li-qin
    Wu Yi-can
    PROCEEDINGS OF THE 18TH INTERNATIONAL CONFERENCE ON NUCLEAR ENGINEERING 2010, VOL 3, 2011, : 691 - 695
  • [3] Distributed binary decision diagrams for verification of large circuits
    Arunachalam, P
    Chase, C
    Moundanos, D
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 365 - 370
  • [4] Reversible Circuit Synthesis Using Binary Decision Diagrams
    Podlaski, Krzysztof
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 235 - 238
  • [5] VARIABLE ORDERING OF BINARY DECISION DIAGRAMS FOR MULTILEVEL LOGIC MINIMIZATION
    FUJITA, M
    MATSUNAGA, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1993, 29 (02): : 137 - 145
  • [6] Genetic algorithms for the variable ordering problem of binary decision diagrams
    Lenders, W
    Baier, C
    FOUNDATIONS OF GENETIC ALGORITHMS, 2005, 3469 : 1 - 20
  • [7] VARIABLE ORDERING ALGORITHMS FOR ORDERED BINARY DECISION DIAGRAMS AND THEIR EVALUATION
    FUJITA, M
    FUJISAWA, H
    MATSUNAGA, Y
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (01) : 6 - 12
  • [8] Comparison of Progressive Variable Ordering Methods with Fixed Ordering Heuristics for Binary Decision Diagrams
    Du, Suguo
    Sun, Yan
    2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 4581 - 4584
  • [9] Efficient rule base verification using binary decision diagrams
    Mues, C
    Vanthienen, J
    DATABASE AND EXPERT SYSTEMS APPLICATIONS, PROCEEDINGS, 2004, 3180 : 445 - 454
  • [10] Area and Delay Optimization of Binary Decision Diagrams Mapped Circuit
    Zhang Huihong
    Chen Zhiwen
    Wang Pengjun
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (03) : 725 - 731
12345