Good input ordering for circuit verification based on binary decision diagrams

被引：0

|

作者：

Saucier, G.

Poirot, F.

机构：

来源：

EURO ASIC | 1991年

关键词：

D O I：

10.1109/EUASIC.1991.212832

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 50 条

[11] Area and Delay Optimization of Binary Decision Diagrams Mapped Circuit
Zhang H.
Chen Z.
Wang P.
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2019, 41 (03): : 725 - 731
[12] ORDERED BINARY DECISION DIAGRAMS AND CIRCUIT STRUCTURE EXTENDED ABSTRACT
BERMAN, CL
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 392 - 395
[13] CIRCUIT WIDTH, REGISTER ALLOCATION, AND ORDERED BINARY DECISION DIAGRAMS
BERMAN, CL
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (08) : 1059 - 1066
[14] Comparison of two new approaches to variable ordering for binary decision diagrams
Bartlett, LM
Andrews, JD
QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2001, 17 (03) : 151 - 158
[15] MINIMUM-WIDTH METHOD OF VARIABLE ORDERING FOR BINARY DECISION DIAGRAMS
MINATO, S
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (03) : 392 - 399
[16] Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams
Kumar, Jitendra
Miyasaka, Yukio
Srivastava, Asutosh
Fujita, Masahiro
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (04) : 1365 - 1378
[17] Formal verification using edge-valued binary decision diagrams
Lai, YT
Pedram, M
Vrudhula, SBK
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (02) : 247 - 255
[18] Method of Input Variable Partitioning in Functional Decomposition Based on Evolutionary Algorithm and Binary Decision Diagrams
Morawiecki, Pawel
Rawski, Mariusz
2008 CONFERENCE ON HUMAN SYSTEM INTERACTIONS, VOLS 1 AND 2, 2008, : 54 - +
[19] Reliability analysis based on binary decision diagrams
Zhou, Jinglun
Sun, Quan
Journal of Quality in Maintenance Engineering, 1998, 4 (02): : 150 - 161
[20] A multilevel algorithm based on binary decision diagrams
Schuster, Johann
Siegle, Markus
ASMTA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON ANALYTICAL AND STOCHASTIC MODELLING TECHNIQUES AND APPLICATIONS, 2007, : 129 - 136

← 1 2 3 4 5 →