Low Latency GF(2m) Polynomial Basis Multiplier

被引:12
|
作者
Luis Imana, Jose [1 ]
机构
[1] Univ Complutense, Dept Comp Architecture & Syst Engn, Fac Phys, E-28040 Madrid, Spain
关键词
Finite fields; implementation; multiplication; polynomial basis; VLSI; PARALLEL SYSTOLIC MULTIPLIER; FINITE-FIELD MULTIPLIERS; IRREDUCIBLE TRINOMIALS; ARCHITECTURES;
D O I
10.1109/TCSI.2010.2089553
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite field GF(2(m)) arithmetic is becoming increasingly important for a variety of different applications including cryptography, coding theory and computer algebra. Among finite field arithmetic operations, GF(2(m)) multiplication is of special interest because it is considered the most important building block. This contribution describes a new low latency parallel-in/ parallel-out sequential polynomial basis multiplier over GF(2(m)). For irreducible GF(2(m)) generating polynomials f(x) = x(m) + x(kt) + x(kt-1) + ... + x(k1) +1 with m >= 2k(t) - 1, the proposed multiplier has a theoretical latency of 2k(t) + 1 cycles. This latency is the lowest one found in the literature for GF(2(m)) multipliers. Furthermore, the condition m >= 2k(t) - 1 is specially important because the five binary irreducible polynomials recommended by NIST for elliptic curve cryptography ( ECC) implementation verify this condition.
引用
收藏
页码:935 / 946
页数:12
相关论文
共 50 条
  • [41] Low-complexity systolic multiplier over GF(2m) using weakly dual basis
    Lee, CY
    Lu, YC
    Lu, EH
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 367 - 372
  • [42] Low Cost Dual-Basis Multiplier over GF(2m) Using Multiplexer Approach
    Chang, Hung Wei
    Liang, Wen-Yew
    Chiou, Che Wun
    KNOWLEDGE DISCOVERY AND DATA MINING, 2012, 135 : 185 - +
  • [43] An area-efficient bit-serial sequential polynomial basis finite field GF (2m) multiplier
    Pillutla, Siva Ramakrishna
    Boppana, Lakshmi
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 114
  • [44] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Ibrahim, Atef
    Gebali, Fayez
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (03): : 331 - 343
  • [45] Low Power Semi-systolic Architectures for Polynomial-Basis Multiplication over GF(2m) Using Progressive Multiplier Reduction
    Atef Ibrahim
    Fayez Gebali
    Journal of Signal Processing Systems, 2016, 82 : 331 - 343
  • [46] A novel approach for multiplication over GF(2m) in Polynomial Basis representation
    Zadeh, Abdulah Abdulah
    ARES 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON AVAILABILITY, SECURITY AND RELIABILITY, 2008, : 1346 - 1351
  • [47] Concurrent error detection and correction in dual basis multiplier over GF(2m)
    Chiou, C. W.
    Lee, C. -Y.
    Lin, J. -M.
    Hou, T. -W.
    Chang, C. -C.
    IET CIRCUITS DEVICES & SYSTEMS, 2009, 3 (01) : 22 - 40
  • [48] Fault-tolerant Gaussian normal basis multiplier over GF(2m)
    Chuang, T. -P.
    Chiou, C. Wun
    Lin, S. -S.
    Lee, C. -Y.
    IET INFORMATION SECURITY, 2012, 6 (03) : 157 - 170
  • [49] CELLULAR-ARRAY MULTIPLIER FOR GF(2M)
    LAWS, BA
    RUSHFORTH, CK
    IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (12) : 1573 - +
  • [50] Area efficient systolic Multiplier for GF(2m)
    Kim, HS
    Kim, YK
    Yoo, KY
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 687 - 691