Low Latency GF(2m) Polynomial Basis Multiplier

被引:12
|
作者
Luis Imana, Jose [1 ]
机构
[1] Univ Complutense, Dept Comp Architecture & Syst Engn, Fac Phys, E-28040 Madrid, Spain
关键词
Finite fields; implementation; multiplication; polynomial basis; VLSI; PARALLEL SYSTOLIC MULTIPLIER; FINITE-FIELD MULTIPLIERS; IRREDUCIBLE TRINOMIALS; ARCHITECTURES;
D O I
10.1109/TCSI.2010.2089553
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite field GF(2(m)) arithmetic is becoming increasingly important for a variety of different applications including cryptography, coding theory and computer algebra. Among finite field arithmetic operations, GF(2(m)) multiplication is of special interest because it is considered the most important building block. This contribution describes a new low latency parallel-in/ parallel-out sequential polynomial basis multiplier over GF(2(m)). For irreducible GF(2(m)) generating polynomials f(x) = x(m) + x(kt) + x(kt-1) + ... + x(k1) +1 with m >= 2k(t) - 1, the proposed multiplier has a theoretical latency of 2k(t) + 1 cycles. This latency is the lowest one found in the literature for GF(2(m)) multipliers. Furthermore, the condition m >= 2k(t) - 1 is specially important because the five binary irreducible polynomials recommended by NIST for elliptic curve cryptography ( ECC) implementation verify this condition.
引用
收藏
页码:935 / 946
页数:12
相关论文
共 50 条
  • [31] Non-XOR approach for low-cost bit-parallel polynomial basis multiplier over GF(2m)
    Huang, W. -T.
    Chang, C. H.
    Chiou, C. W.
    Tan, S. -Y.
    IET INFORMATION SECURITY, 2011, 5 (03) : 152 - 162
  • [32] New Polynomial Basis Versatile Multiplier over GF(2m) for Low-Power On-Chip Crypto-Systems
    Khairallah, Mustafa
    Ghoneima, Maged
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1438 - 1441
  • [33] Parallel Algorithm for Polynomial Basis Multiplier in GF(2(m)) Fields
    Chiou, Che-Wun
    Jeng, Huey-Lin
    JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (02): : 211 - 218
  • [34] POLYNOMIAL FACTORIZATION IN GF(2M)
    BOUTROS, YZ
    FIANI, GP
    LOOKA, ES
    ENGINEERING FRACTURE MECHANICS, 1994, 47 (03) : 451 - 455
  • [35] Low complexity bit parallel architectures for polynomial basis multiplication over GF(2m)
    Reyhani-Masoleh, A
    Hasan, MA
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (08) : 945 - 959
  • [36] Low-Power and Low-Hardware Bit-Parallel Polynomial Basis Systolic Multiplier over GF(2m) for Irreducible Polynomials
    Mathe, Sudha Ellison
    Boppana, Lakshmi
    ETRI JOURNAL, 2017, 39 (04) : 570 - 581
  • [37] FAST VLSI MULTIPLIER FOR GF(2M ).
    Scott, P.Andrew
    Tavares, Stafford E.
    Peppard, Lloyd E.
    IEEE Journal on Selected Areas in Communications, 1984, SAC-4 (01) : 62 - 66
  • [38] Low-complexity multiplexer-based normal basis multiplier over GF(2m)
    Jenn-Shyong Horng
    I-Chang Jou
    Chiou-Yng Lee
    Journal of Zhejiang University-SCIENCE A, 2009, 10 : 834 - 842
  • [39] A FAST VLSI MULTIPLIER FOR GF(2M)
    SCOTT, PA
    TAVARES, SE
    PEPPARD, LE
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1986, 4 (01) : 62 - 66
  • [40] Montgomery multiplier and squarer in GF(2m)
    Wu, HP
    CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 264 - 276