Low Latency GF(2m) Polynomial Basis Multiplier

被引:12
|
作者
Luis Imana, Jose [1 ]
机构
[1] Univ Complutense, Dept Comp Architecture & Syst Engn, Fac Phys, E-28040 Madrid, Spain
关键词
Finite fields; implementation; multiplication; polynomial basis; VLSI; PARALLEL SYSTOLIC MULTIPLIER; FINITE-FIELD MULTIPLIERS; IRREDUCIBLE TRINOMIALS; ARCHITECTURES;
D O I
10.1109/TCSI.2010.2089553
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Finite field GF(2(m)) arithmetic is becoming increasingly important for a variety of different applications including cryptography, coding theory and computer algebra. Among finite field arithmetic operations, GF(2(m)) multiplication is of special interest because it is considered the most important building block. This contribution describes a new low latency parallel-in/ parallel-out sequential polynomial basis multiplier over GF(2(m)). For irreducible GF(2(m)) generating polynomials f(x) = x(m) + x(kt) + x(kt-1) + ... + x(k1) +1 with m >= 2k(t) - 1, the proposed multiplier has a theoretical latency of 2k(t) + 1 cycles. This latency is the lowest one found in the literature for GF(2(m)) multipliers. Furthermore, the condition m >= 2k(t) - 1 is specially important because the five binary irreducible polynomials recommended by NIST for elliptic curve cryptography ( ECC) implementation verify this condition.
引用
收藏
页码:935 / 946
页数:12
相关论文
共 50 条
  • [21] Efficient Digit Serial Dual Basis GF(2m) Multiplier
    Chang, Po-Lun
    Hsieh, Fei-Hu
    Chen, Liang-Hwa
    Lee, Chiou-Yng
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 1, 2010, : 180 - +
  • [22] SCALABLE AND SYSTOLIC DUAL BASIS MULTIPLIER OVER GF(2m)
    Chen, Liang-Hwa
    Chang, Po-Lun
    Lee, Chiou-Yng
    Yang, Ying-Kuei
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (03): : 1193 - 1208
  • [23] Fault Tolerant Dual Basis Multiplier Over GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 436 - +
  • [24] A novel scalable dual basis GF(2m) multiplier architecture
    Chen L.-H.
    Chang Y.-C.
    Lee C.-Y.
    Chang P.-L.
    Journal of Computers (Taiwan), 2017, 28 (01) : 87 - 103
  • [25] Reduced complexity polynomial multiplier architecture for finite fields GF(2m)
    Choi, Se-Hyu
    Lee, Keon-Jik
    IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
  • [26] A new construction of the irreducible polynomial for parallel multiplier over GF(2m)
    Hwang, JH
    Moon, KJ
    Park, SY
    Kim, HS
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 24 - 29
  • [27] A new construction of the irreducible polynomial for parallel multiplier over GF(2m)
    Hwang, J.-H. (jhhwang@sports.re.kr), 1600, IEEE Computer Soc. Techn. Comm. on Multiple-Valued Logic; Japanese Research Group on Multiple-Valued Logic; Meiji University (Institute of Electrical and Electronics Engineers Computer Society):
  • [28] An efficient polynomial multiplier in GF(2m) and its application to ECC designs
    Peter, Steffen
    Langendoerfer, Peter
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1253 - 1258
  • [29] Fast Bit-Parallel Polynomial Basis Multiplier for GF(2m) Defined by Pentanomials Using Weakly Dual Basis
    Park, Sun-Mi
    Chang, Ku-Young
    Hong, Dowon
    Seo, Changho
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (01) : 322 - 331
  • [30] Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over GF(2m)
    Park, Sun-Mi
    Chang, Ku-Young
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (12) : 2317 - 2321