Fast Bit-Parallel Polynomial Basis Multiplier for GF(2m) Defined by Pentanomials Using Weakly Dual Basis

被引:1
|
作者
Park, Sun-Mi [1 ]
Chang, Ku-Young [2 ]
Hong, Dowon [1 ]
Seo, Changho [1 ]
机构
[1] Kongju Natl Univ, Dept Appl Math, Gongju Si 314701, Chungnam, South Korea
[2] Elect & Telecommun Res Inst, Cryptog Res Team, Taejon, South Korea
基金
新加坡国家研究基金会;
关键词
finite field arithmetic; pentanomials; bit-parallel multiplier; polynomial basis; weakly dual basis; IRREDUCIBLE PENTANOMIALS;
D O I
10.1587/transfun.E96.A.322
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we derive a fast polynomial basis multiplier for GF(2(m)) defined by pentanomials x(m) + x(k3) + x(k2) + x(k1) + 1 with 1 <= k(1) < k(2) < k(3) <= m/2 using the presented method by Park and Chang. The proposed multiplier has the time delay T-A (2 + left perpendicularlog(2)(m - 1)right perpendicular)T-X or T-A + (3 + left perpendicularlog(2)(m - 1)right perpendicular)T-X which is the lowest one compared with known multipliers for pentanomials except for special types, where T-A and T-X denote the delays of one AND gate and one XOR gate, respectively. On the other hand, its space complexity is very slightly greater than the best known results.
引用
收藏
页码:322 / 331
页数:10
相关论文
共 50 条
  • [1] Fast Bit-Parallel Shifted Polynomial Basis Multiplier Using Weakly Dual Basis Over GF(2m)
    Park, Sun-Mi
    Chang, Ku-Young
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (12) : 2317 - 2321
  • [2] Fault-Tolerant Bit-Parallel Multiplier for Polynomial Basis of GF(2m)
    Lee, Chiou-Yng
    Lee, Wen-Yo
    Meher, Pramod Kumar
    [J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 403 - +
  • [3] A systolic bit-parallel multiplier with flexible latency and complexity over GF(2m) using polynomial basis
    Zhang, Jingxian
    Song, Zheng
    Hu, Qingsheng
    [J]. ADVANCED MATERIALS AND ENGINEERING MATERIALS, PTS 1 AND 2, 2012, 457-458 : 848 - 855
  • [4] Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2m)
    Chiou-Yng Lee
    Che Wun Chiou
    Jim-Min Lin
    [J]. Journal of Electronic Testing, 2005, 21 : 539 - 549
  • [5] Efficient bit-parallel multiplier for irreducible pentanomials using a shifted polynomial basis
    Park, Sun-Mi
    Chang, Ku-Young
    Hong, Dowon
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (09) : 1211 - 1215
  • [6] Concurrent error detection in a bit-parallel systolic multiplier for dual basis of GF(2m)
    Lee, CY
    Chiou, C
    Lin, JM
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (05): : 539 - 549
  • [7] New efficient bit-parallel polynomial basis multiplier for special pentanomials
    Park, Sun-Mi
    Chang, Ku-Young
    Hong, Dowon
    Seo, Changho
    [J]. INTEGRATION-THE VLSI JOURNAL, 2014, 47 (01) : 130 - 139
  • [8] Low-Complexity Bit-Parallel Multiplier over GF(2m) Using Dual Basis Representation
    Chiou-Yng Lee
    Jenn-Shyong Horng
    I-Chang Jou
    [J]. Journal of Computer Science and Technology, 2006, 21 : 887 - 892
  • [9] Low-complexity bit-parallel multiplier over GF(2m) using dual basis representation
    Lee, Chiou-Yng
    Horng, Jenn-Shyong
    Jou, I-Chang
    [J]. JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 21 (06) : 887 - 892
  • [10] Efficient Bit-Parallel GF(2m) Multiplier for a Large Class of Irreducible Pentanomials
    Cilardo, Alessandro
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2009, 58 (07) : 1001 - 1008