Efficient optimization by modifying the objective function: Applications to timing-driven VLSI layout

被引:1
|
作者
Baldick, R [1 ]
Kahng, AB
Kennings, A
Markov, IL
机构
[1] Univ Texas, Dept Comp Sci, Austin, TX 78712 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Cypress Semicond Inc, San Jose, CA 95134 USA
[4] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
关键词
analytical; approximation; convex; delay; half perimeter; large scale; linear; nonlinear; timing driven; VLSI placement; wirelength;
D O I
10.1109/81.940185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
When minimizing a given objective function is challenging because of, for example, combinatorial complexity or points of nondifferentiability, one can apply more efficient and easier-to-implement algorithms to modified versions of the function. In the ideal case, one can employ known algorithms for the modified function that have a thorough theoretical and empirical record and for which public implementations are available. The main requirement here is that minimizers of the objective function not change much through the modification, i.e., the modification must have a bounded effect on the quality of the solution. Review of classic and recent placement algorithms suggests a dichotomy between approaches that either: (a) heuristically minimize a potentially irrelevant objective function (e.g., VLSI placement with quadratic wirelength) motivated by the simplicity and speed of a standard minimization algorithm; or (b) devise elaborate problem-specific minimization heuristics for more relevant objective functions (e.g., VLSI placement with linear wirelength). Smoothness and convexity of the objective functions typically enable efficient minimization. If either characteristic is not present in the objective function, one can modify and/or restrict the objective to special values of parameters to provide the missing properties. After the minimizers of the modified function are found, they can be further improved with respect to the original function by fast local search using only function evaluations. Thus, it is the modification step that deserves most attention. In this paper, we approximate convex nonsmooth continuous functions by convex differentiable functions which are parameterized by a scalar beta > 0 and have convenient limit behavior as beta --> 0. This allows the use of Newton-type algorithms for minimization and, for standard numerical methods, translates into a tradeoff between solution quality and speed. We prove that our methods apply to arbitrary multivariate convex piecewise-linear functions that are widely used in synthesis and analysis of electrical networks [19], [27]. The utility of our approximations is particularly demonstrated for wirelength and nonlinear delay estimations used by analytical placers for VLSI layout, where they lead to more "solvable" problems than those resulting from earlier comparable approaches [29]. For a particular delay estimate, we show that, while convexity is not straightforward to prove, it holds for a certain range of parameters, which, luckily, are representative of "real-world" technologies.
引用
收藏
页码:947 / 956
页数:10
相关论文
共 50 条
  • [1] An efficient timing-driven global routing method for standard cell layout
    Koide, T
    Suzuki, T
    Wakabayashi, S
    Yoshida, N
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (10) : 1410 - 1418
  • [2] Integrated timing-driven approach to the FPGA layout
    Danek, M
    Muzikár, Z
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 693 - 696
  • [3] A timing-driven pseudoexhaustive testing for VLSI circuits
    Chang, SC
    Rau, JC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) : 147 - 158
  • [4] TIMING-DRIVEN LAYOUT OF CELL-BASED ICS
    TEIG, S
    SMITH, RL
    SEATON, J
    VLSI SYSTEMS DESIGN, 1986, 7 (05): : 63 - &
  • [5] Timing-driven floorplanning algorithm for Building Block Layout
    Kong, TM
    Hong, XL
    FOURTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS, 1996, 2644 : 477 - 482
  • [6] A timing-driven pseudo-exhaustive testing of VLSI circuits
    Chang, SC
    Rau, JC
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 665 - 668
  • [7] TIGER: An efficient timing-driven global router for gate array and standard cell layout design
    Hong, XL
    Xue, TX
    Huang, J
    Cheng, CK
    Kuh, ES
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1323 - 1331
  • [8] Timing-driven cell layout de-compaction for yield optimization by critical area minimization
    Iizuka, Tetsuya
    Ikeda, Makoto
    Asada, Kunihiro
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 882 - +
  • [9] Quadratic Timing Objectives for Incremental Timing-Driven Placement Optimization
    Fogaca, Mateus
    Hach, Guilherme
    Monteiro, Jucemar
    Johann, Marcelo
    Reis, Ricardo
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 620 - 623
  • [10] Timing-driven global routing for standard-cell VLSI design
    Youssef, H
    Sait, SM
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1999, 14 (03): : 175 - 185