Efficient optimization by modifying the objective function: Applications to timing-driven VLSI layout

被引:1
|
作者
Baldick, R [1 ]
Kahng, AB
Kennings, A
Markov, IL
机构
[1] Univ Texas, Dept Comp Sci, Austin, TX 78712 USA
[2] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Cypress Semicond Inc, San Jose, CA 95134 USA
[4] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
关键词
analytical; approximation; convex; delay; half perimeter; large scale; linear; nonlinear; timing driven; VLSI placement; wirelength;
D O I
10.1109/81.940185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
When minimizing a given objective function is challenging because of, for example, combinatorial complexity or points of nondifferentiability, one can apply more efficient and easier-to-implement algorithms to modified versions of the function. In the ideal case, one can employ known algorithms for the modified function that have a thorough theoretical and empirical record and for which public implementations are available. The main requirement here is that minimizers of the objective function not change much through the modification, i.e., the modification must have a bounded effect on the quality of the solution. Review of classic and recent placement algorithms suggests a dichotomy between approaches that either: (a) heuristically minimize a potentially irrelevant objective function (e.g., VLSI placement with quadratic wirelength) motivated by the simplicity and speed of a standard minimization algorithm; or (b) devise elaborate problem-specific minimization heuristics for more relevant objective functions (e.g., VLSI placement with linear wirelength). Smoothness and convexity of the objective functions typically enable efficient minimization. If either characteristic is not present in the objective function, one can modify and/or restrict the objective to special values of parameters to provide the missing properties. After the minimizers of the modified function are found, they can be further improved with respect to the original function by fast local search using only function evaluations. Thus, it is the modification step that deserves most attention. In this paper, we approximate convex nonsmooth continuous functions by convex differentiable functions which are parameterized by a scalar beta > 0 and have convenient limit behavior as beta --> 0. This allows the use of Newton-type algorithms for minimization and, for standard numerical methods, translates into a tradeoff between solution quality and speed. We prove that our methods apply to arbitrary multivariate convex piecewise-linear functions that are widely used in synthesis and analysis of electrical networks [19], [27]. The utility of our approximations is particularly demonstrated for wirelength and nonlinear delay estimations used by analytical placers for VLSI layout, where they lead to more "solvable" problems than those resulting from earlier comparable approaches [29]. For a particular delay estimate, we show that, while convexity is not straightforward to prove, it holds for a certain range of parameters, which, luckily, are representative of "real-world" technologies.
引用
收藏
页码:947 / 956
页数:10
相关论文
共 50 条
  • [41] Traffic Signal Timing Optimization Choosing the Objective Function
    Hajbabaie, Ali
    Benekohal, Rahim F.
    TRANSPORTATION RESEARCH RECORD, 2013, (2355) : 10 - 19
  • [42] An Area-Efficient Timing-Driven Routing Algorithm for Scalable FPGAs with Time-Multiplexed Interconnects
    Liu, Hanyu
    Chen, Xiaolei
    Ha, Yajun
    PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 275 - 276
  • [43] An Architecture and Timing-Driven Routing Algorithm for Area-Efficient FPGAs with Time-Multiplexed Interconnects
    Liu, Hanyu
    Chen, Xiaolei
    Ha, Yajun
    2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, : 614 - 617
  • [44] Layout-driven area-constrained timing optimization by net buffering
    Murgai, R
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 379 - 386
  • [45] Efficient multi-objective optimization algorithms for construction site layout problem
    Kaveh, A.
    Moghaddam, M. Rastegar
    Khanzadi, M.
    SCIENTIA IRANICA, 2018, 25 (04) : 2051 - 2062
  • [46] Improved layout-driven area-constrained timing optimization by net buffering
    Murgai, R
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 97 - 102
  • [47] Sortex: Efficient Timing-Driven Synthesis of Reconfigurable Flow-Based Biochips for Scalable Single-Cell Screening
    Ibrahim, Mohamed
    Sridhar, Aditya
    Chakrabarty, Krishnendu
    Schlichtmann, Ulf
    2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 623 - 630
  • [48] Computationally efficient objective function for algebraic codebook optimization in ACELP
    Baeckstroem, Tom
    14TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION (INTERSPEECH 2013), VOLS 1-5, 2013, : 3401 - 3405
  • [49] Design of an Efficient RPL Objective Function for Internet of Things Applications
    Kuwelkar, Sonia
    Virani, H. G.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2021, 12 (06) : 228 - 235
  • [50] TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization
    Yang, Jae-Seok
    Athikulwongse, Krit
    Lee, Young-Joon
    Lim, Sung Kyu
    Pan, David Z.
    PROCEEDINGS OF THE 47TH DESIGN AUTOMATION CONFERENCE, 2010, : 803 - 806