共 50 条
- [41] The improvement of DOF for sub-100nm process by focus scan OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U1021 - U1029
- [42] Sub-100nm hybrid stamp fabrication by hot embossing ECO-MATERIALS PROCESSING & DESIGN VII, 2006, 510-511 : 462 - 465
- [43] Step and flash imprint lithography for sub-100nm patterning EMERGING LITHOGRAPHIC TECHNOLOGIES IV, 2000, 3997 : 453 - 457
- [44] Electrical characterization of sub-100nm features in semiconductor devices 2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : A6 - A6
- [45] New approach for pattern collapse problem by increasing contact area at sub-100nm patterning. ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 166 - 174
- [46] Do we need a revolution in design and process integration to enable sub-100nm technology nodes? DESIGN, PROCESS INTEGRATION, AND CHARACTERIZATION FOR MICROELECTRONICS, 2002, 4692 : 401 - 404
- [47] Highly manufacturable sub-100nm DRAM integrated with full functionality 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 54 - 55
- [48] High performance cell technology featuring sub-100nm DRAM with multi-gigabit density INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 835 - 838
- [49] Yield prediction of high performance pipelined circuit with respect to delay failures in sub-100nm technology 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 275 - 280
- [50] Reduction of interconnect loading in sub-100nm technology by 3D stacked-FinCMOS EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 71 - 74