Copper contact technology for sub-100nm contacts

被引:0
|
作者
Demuynck, Steven [1 ]
Zhao, Chao [1 ]
Van den Bosch, Geert [1 ]
Hinomura, Toru [1 ]
Tokei, Zsolt [1 ]
Beyer, Gerald P. [1 ]
机构
[1] IMEC, IPSI, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper addresses the challenges associated with introducing a manufacturable, reliable and cost-effective Cu contact module. We show that Cu can potentially reduce the contact resistance by as much as 50% having a positive performance effect on selected devices and circuits without degrading the front-end reliability. Scalability of the PVD-based Ta(N) Cu barriers proves to be a major challenge upon implementing 65nm node compatible structures because of the need for a thick metal deposit on the contact bottom to prevent Cu silicidation. A hybrid barrier scheme with a PVD Ta bottom and ALD TaN top layer is presented as a possible route to scale Cu contact barriers beyond the 65nm technology node.
引用
下载
收藏
页码:171 / 177
页数:7
相关论文
共 50 条
  • [41] The improvement of DOF for sub-100nm process by focus scan
    Kim, Jung-Chan
    Yang, Hyun-Jo
    Jeon, Jin-Hyuck
    Park, Chan-Ha
    Moon, James
    Yim, Dong-Gyu
    Kim, Jin-Woong
    Tseng, Shih-en
    Rhe, Kyu-Kab
    Min, Young-Hong
    Chen, Alek C.
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U1021 - U1029
  • [42] Sub-100nm hybrid stamp fabrication by hot embossing
    Hong, Sung-Hoon
    Yang, Kiyeon
    Lee, Heon
    ECO-MATERIALS PROCESSING & DESIGN VII, 2006, 510-511 : 462 - 465
  • [43] Step and flash imprint lithography for sub-100nm patterning
    Colburn, M
    Grot, A
    Amistoso, M
    Choi, BJ
    Bailey, T
    Ekerdt, J
    Sreenivasan, SV
    Hollenhorst, S
    Willson, CG
    EMERGING LITHOGRAPHIC TECHNOLOGIES IV, 2000, 3997 : 453 - 457
  • [44] Electrical characterization of sub-100nm features in semiconductor devices
    Liu, Lerwen
    2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : A6 - A6
  • [45] New approach for pattern collapse problem by increasing contact area at sub-100nm patterning.
    Lee, SK
    Jung, JC
    Lee, MS
    Lee, SK
    Kim, SY
    Hwang, YS
    Bok, C
    Moon, SC
    Shin, KS
    Kim, SJ
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 166 - 174
  • [46] Do we need a revolution in design and process integration to enable sub-100nm technology nodes?
    Grobman, W
    DESIGN, PROCESS INTEGRATION, AND CHARACTERIZATION FOR MICROELECTRONICS, 2002, 4692 : 401 - 404
  • [47] Highly manufacturable sub-100nm DRAM integrated with full functionality
    Choi, S
    Nam, BY
    Ku, JH
    Kim, DC
    Lee, SH
    Lee, JJ
    Lee, JW
    Ryu, JD
    Heo, SJ
    Cho, JK
    Yoon, SP
    Choi, CJ
    Lee, YJ
    Chung, JH
    Kim, BH
    Lee, MB
    Choi, GH
    Kim, YS
    Fujihara, K
    Chung, UI
    Moon, JT
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 54 - 55
  • [48] High performance cell technology featuring sub-100nm DRAM with multi-gigabit density
    Lee, BC
    Yoo, JR
    Lee, DH
    Kim, CS
    Jung, IS
    Choi, S
    Chung, UI
    Moon, JT
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 835 - 838
  • [49] Yield prediction of high performance pipelined circuit with respect to delay failures in sub-100nm technology
    Datta, A
    Mukhopadhyay, S
    Bhunia, S
    Roy, K
    11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 275 - 280
  • [50] Reduction of interconnect loading in sub-100nm technology by 3D stacked-FinCMOS
    Chan, Mansun
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 71 - 74