共 50 条
- [21] Patterning sub-100nm features for submicron devices NANOENGINEERED NANOFIBROUS MATERIALS, 2004, 169 : 529 - 534
- [22] Approach for physical design in sub-100nm era 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5934 - 5937
- [23] Technology scaling effects on the ESD design parameters in sub-100nm CMOS transistors 2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 507 - 510
- [26] Investigating a lithography strategy for diagonal routing architecture at sub-100nm technology nodes DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING III, 2005, 5756 : 368 - 377
- [27] Improvement of pattern collapse in sub-100nm nodes ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 1298 - 1303
- [29] Bitline leakage equalization for sub-100nm caches ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 401 - 404
- [30] Shape goes critical for sub-100nm process control MICROLITHOGRAPHY WORLD, 2005, 14 (04): : 8 - 10