Copper contact technology for sub-100nm contacts

被引:0
|
作者
Demuynck, Steven [1 ]
Zhao, Chao [1 ]
Van den Bosch, Geert [1 ]
Hinomura, Toru [1 ]
Tokei, Zsolt [1 ]
Beyer, Gerald P. [1 ]
机构
[1] IMEC, IPSI, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper addresses the challenges associated with introducing a manufacturable, reliable and cost-effective Cu contact module. We show that Cu can potentially reduce the contact resistance by as much as 50% having a positive performance effect on selected devices and circuits without degrading the front-end reliability. Scalability of the PVD-based Ta(N) Cu barriers proves to be a major challenge upon implementing 65nm node compatible structures because of the need for a thick metal deposit on the contact bottom to prevent Cu silicidation. A hybrid barrier scheme with a PVD Ta bottom and ALD TaN top layer is presented as a possible route to scale Cu contact barriers beyond the 65nm technology node.
引用
下载
收藏
页码:171 / 177
页数:7
相关论文
共 50 条
  • [21] Patterning sub-100nm features for submicron devices
    Kavak, H
    Goodberlet, JG
    NANOENGINEERED NANOFIBROUS MATERIALS, 2004, 169 : 529 - 534
  • [22] Approach for physical design in sub-100nm era
    Masuda, H
    Okawa, S
    Aoki, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5934 - 5937
  • [23] Technology scaling effects on the ESD design parameters in sub-100nm CMOS transistors
    Boselli, G
    Rodriguez, J
    Duvvury, C
    Reddy, V
    Chidambaram, PR
    Hornung, B
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 507 - 510
  • [24] Electrical properties of sub-100nm SiGe nanowires
    BHamawandi
    MNoroozi
    GJayakumar
    AErgl
    KZahmatkesh
    MSToprak
    HHRadamson
    Journal of Semiconductors, 2016, 37 (10) : 14 - 19
  • [25] Sub-100nm interconnects using multistep plating
    Yang, MX
    Mao, DX
    Yu, CM
    Dukovic, J
    Xi, M
    SOLID STATE TECHNOLOGY, 2003, 46 (10) : 37 - +
  • [26] Investigating a lithography strategy for diagonal routing architecture at sub-100nm technology nodes
    Song, L
    Chen, T
    Shah, S
    Joshi, K
    Thumaty, K
    Arora, N
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING III, 2005, 5756 : 368 - 377
  • [27] Improvement of pattern collapse in sub-100nm nodes
    Jung, MH
    Lee, SH
    Kim, HW
    Woo, SG
    Cho, HK
    Han, WS
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XX, PTS 1 AND 2, 2003, 5039 : 1298 - 1303
  • [28] Electrical properties of sub-100nm SiGe nanowires
    B.Hamawandi
    M.Noroozi
    G.Jayakumar
    A.Ergül
    K.Zahmatkesh
    M.S.Toprak
    H.H.Radamson
    Journal of Semiconductors, 2016, (10) : 14 - 19
  • [29] Bitline leakage equalization for sub-100nm caches
    Alvandpour, A
    Somasekhar, D
    Krishnamurthy, R
    De, V
    Borkar, S
    Svensson, C
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 401 - 404
  • [30] Shape goes critical for sub-100nm process control
    Foucher, J
    Sundaram, G
    Gorelikov, D
    MICROLITHOGRAPHY WORLD, 2005, 14 (04): : 8 - 10