Technology scaling effects on the ESD design parameters in sub-100nm CMOS transistors

被引：0

作者：

Boselli, G ^{[1
]}

Rodriguez, J ^{[1
]}

Duvvury, C ^{[1
]}

Reddy, V ^{[1
]}

Chidambaram, PR ^{[1
]}

Hornung, B ^{[1
]}

机构：

[1] Texas Instruments Inc, Silicon Technol Dev, Dallas, TX 75243 USA

来源：

2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new phenomenon, reported in this paper for the first time, produces a dramatic reduction of the nMOS and pMOS triggering voltage (VT,) under ESD conditions for an ultra-scaled 90nm CMOS technology used in high performance applications. This VT, reduction is caused by the merging of pocket implants in short gate length transistors. This has a serious impact on the ESD sensitivity of output drivers,. placing restrictions on the design of effective protection devices and burn-in voltage during product screening.

引用

页码：507 / 510

页数：4

共 50 条

[1] Thermal technologies for sub-100nm CMOS scaling: Development strategies
Meissner, P
Hegedus, A
Madok, J
Thakur, R
Miner, G
RAPID THERMAL AND OTHER SHORT-TIME PROCESSING TECHNOLOGIES III, PROCEEDINGS, 2002, 2002 (11): : 37 - 46
[2] Ultra shallow junction technology for sub-100nm CMOS
Mizuno, B
SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 433 - 437
[3] Ultra shallow junction doping technology for sub-100nm CMOS
Mizuno, B
2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 26 - 28
[4] Effect of Channel Length on NBTI in Sub-100nm CMOS Technology
Jin, Lei
Xu, Mingzhen
2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 597 - 600
[5] NiSi salicide for sub-100nm CMOS
Xiang, Q
SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 354 - 361
[6] Design of sub-100nm SOI CMOS for RF Switch Application
Sajjadi, Ali
Woo, J. C. S.
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[7] Chromeless phase-shift masks used for sub-100nm SOI CMOS transistors
Fritze, Michael
Astolfi, David K.
Yost, Donna-Ruth W.
Wyatt, Peter W.
Liu, Hua-Tu
1600, PennWell Publ Co, Nashua, NH, United States (43):
[8] Design of analog subthreshold encoded neural network circuit in sub-100nm CMOS
Larras, Benoit
Lahuec, Cyril
Seguin, Fabrice
Arzel, Matthieu
2015 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2015,
[9] Copper contact technology for sub-100nm contacts
Demuynck, Steven
Zhao, Chao
Van den Bosch, Geert
Hinomura, Toru
Tokei, Zsolt
Beyer, Gerald P.
ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 171 - 177
[10] Sub-100nm and deep sub-100nm MOS transistor gate patterning
Xiang, Q
Gupta, S
Spence, C
Singh, B
Yeap, GCF
Lin, MR
MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 243 - 252

← 1 2 3 4 5 →